Richard Barry
|
61a003088d
|
Update RISK-V GCC port to ensure the first task starts with interrupts enabled - previously its interrupts were only enabled after it yielded for the first time.
|
5 years ago |
|
Richard Barry
|
da3d370ff7
|
RISC-V port updates: The machine timer compare register can now be for any HART, and correct the sequence used to update the 64-bit machine timer compare register on 32-bit cores.
|
6 years ago |
|
Richard Barry
|
b51529a284
|
Update version number ready for next release.
|
6 years ago |
|
Richard Barry
|
079d081346
|
Basic 64-bit RISC-V port now functional. RISC-V port layer automatically switches between 32-bit and 64-bit.
|
6 years ago |
|
Richard Barry
|
606845492b
|
Fix potential memory leak in the Win32 FreeRTOS+TCP network interface initialisation sequence.
Introduce portMEMORY_BARRIER() macro to assist with memory access ordering when suspending the scheduler if link time optimization is used.
|
6 years ago |
|
Richard Barry
|
06596c3192
|
Prepare the RISC-V port layer for addition of 64-bit port.
|
6 years ago |
|
Richard Barry
|
58ba10eee8
|
Update version number in readiness for V10.2.0 release.
|
6 years ago |
|
Richard Barry
|
b2b1b09ea5
|
Fix bug in core_cm3.c atomic macros.
Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores.
|
6 years ago |