|
|
|
@ -56,19 +56,19 @@
|
|
|
|
|
***************************************************************************
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
http://www.FreeRTOS.org - Documentation, books, training, latest versions,
|
|
|
|
|
http://www.FreeRTOS.org - Documentation, books, training, latest versions,
|
|
|
|
|
license and Real Time Engineers Ltd. contact details.
|
|
|
|
|
|
|
|
|
|
http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
|
|
|
|
|
including FreeRTOS+Trace - an indispensable productivity tool, and our new
|
|
|
|
|
fully thread aware and reentrant UDP/IP stack.
|
|
|
|
|
|
|
|
|
|
http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
|
|
|
|
|
Integrity Systems, who sell the code with commercial support,
|
|
|
|
|
http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
|
|
|
|
|
Integrity Systems, who sell the code with commercial support,
|
|
|
|
|
indemnification and middleware, under the OpenRTOS brand.
|
|
|
|
|
|
|
|
|
|
http://www.SafeRTOS.com - High Integrity Systems also provide a safety
|
|
|
|
|
engineered and independently SIL3 certified version for use in safety and
|
|
|
|
|
|
|
|
|
|
http://www.SafeRTOS.com - High Integrity Systems also provide a safety
|
|
|
|
|
engineered and independently SIL3 certified version for use in safety and
|
|
|
|
|
mission critical applications that require provable dependability.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
@ -81,7 +81,7 @@ extern "C" {
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*-----------------------------------------------------------
|
|
|
|
|
* Port specific definitions.
|
|
|
|
|
* Port specific definitions.
|
|
|
|
|
*
|
|
|
|
|
* The settings in this file configure FreeRTOS correctly for the
|
|
|
|
|
* given hardware and compiler.
|
|
|
|
@ -106,40 +106,41 @@ extern "C" {
|
|
|
|
|
typedef unsigned portLONG portTickType;
|
|
|
|
|
#define portMAX_DELAY ( portTickType ) 0xffffffff
|
|
|
|
|
#endif
|
|
|
|
|
/*-----------------------------------------------------------*/
|
|
|
|
|
/*-----------------------------------------------------------*/
|
|
|
|
|
|
|
|
|
|
/* Architecture specifics. */
|
|
|
|
|
#define portSTACK_GROWTH ( -1 )
|
|
|
|
|
#define portTICK_RATE_MS ( ( portTickType ) 1000 / configTICK_RATE_HZ )
|
|
|
|
|
#define portTICK_RATE_MS ( ( portTickType ) 1000 / configTICK_RATE_HZ )
|
|
|
|
|
#define portBYTE_ALIGNMENT 8
|
|
|
|
|
/*-----------------------------------------------------------*/
|
|
|
|
|
/*-----------------------------------------------------------*/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Scheduler utilities. */
|
|
|
|
|
extern void vPortYieldFromISR( void );
|
|
|
|
|
|
|
|
|
|
#define portYIELD() vPortYieldFromISR()
|
|
|
|
|
extern void vPortYield( void );
|
|
|
|
|
#define portNVIC_INT_CTRL ( ( volatile unsigned long * ) 0xe000ed04 )
|
|
|
|
|
#define portNVIC_PENDSVSET 0x10000000
|
|
|
|
|
#define portYIELD() vPortYield()
|
|
|
|
|
|
|
|
|
|
#define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired ) vPortYieldFromISR()
|
|
|
|
|
#define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired ) *(portNVIC_INT_CTRL) = portNVIC_PENDSVSET
|
|
|
|
|
/*-----------------------------------------------------------*/
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/* Critical section management. */
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
/*
|
|
|
|
|
* Set basepri to portMAX_SYSCALL_INTERRUPT_PRIORITY without effecting other
|
|
|
|
|
* registers. r0 is clobbered.
|
|
|
|
|
*/
|
|
|
|
|
*/
|
|
|
|
|
#define portSET_INTERRUPT_MASK() __set_BASEPRI( configMAX_SYSCALL_INTERRUPT_PRIORITY )
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Set basepri back to 0 without effective other registers.
|
|
|
|
|
* r0 is clobbered. FAQ: Setting BASEPRI to 0 is not a bug. Please see
|
|
|
|
|
* r0 is clobbered. FAQ: Setting BASEPRI to 0 is not a bug. Please see
|
|
|
|
|
* http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html before disagreeing.
|
|
|
|
|
*/
|
|
|
|
|
#define portCLEAR_INTERRUPT_MASK() __set_BASEPRI( 0 )
|
|
|
|
|
|
|
|
|
|
/* FAQ: Setting BASEPRI to 0 is not a bug. Please see
|
|
|
|
|
/* FAQ: Setting BASEPRI to 0 is not a bug. Please see
|
|
|
|
|
http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html before disagreeing. */
|
|
|
|
|
#define portSET_INTERRUPT_MASK_FROM_ISR() 0;portSET_INTERRUPT_MASK()
|
|
|
|
|
#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x) portCLEAR_INTERRUPT_MASK();(void)x
|
|
|
|
@ -153,7 +154,7 @@ extern void vPortExitCritical( void );
|
|
|
|
|
#define portENTER_CRITICAL() vPortEnterCritical()
|
|
|
|
|
#define portEXIT_CRITICAL() vPortExitCritical()
|
|
|
|
|
|
|
|
|
|
/* There are an uneven number of items on the initial stack, so
|
|
|
|
|
/* There are an uneven number of items on the initial stack, so
|
|
|
|
|
portALIGNMENT_ASSERT_pxCurrentTCB() will trigger false positive asserts. */
|
|
|
|
|
#define portALIGNMENT_ASSERT_pxCurrentTCB ( void )
|
|
|
|
|
|
|
|
|
|