New Eclipse demo added - working but not yet completed.
Richard Barry
16 years ago
parent
85701eb0b1
commit
59d108028b
Binary file not shown.
@ -0,0 +1 @@
|
||||
<?xml version="1.0" encoding="UTF-8" standalone="no"?><SharedRoot><SharedProperty id="" value=""/></SharedRoot>
|
||||
@ -0,0 +1,118 @@
|
||||
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
|
||||
<?scdStore version="2"?>
|
||||
|
||||
<scannerInfo id="org.eclipse.cdt.make.core.discoveredScannerInfo">
|
||||
<instance id="0.1348192838">
|
||||
<collector id="org.eclipse.cdt.make.core.PerProjectSICollector">
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Source/include"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\RTOSDemo\include" removed="true"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF5282_Eclipse\RTOSDemo\include" removed="true"/>
|
||||
<includePath path="C:\devtools\cygwin\include" removed="true"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/Common/include"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/Common"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Source/portable/GCC/ColdFire_V2"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\Source\include" removed="true"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\RTOSDemo\MCF5223x\include" removed="true"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\Common\include" removed="true"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\Source\portable\GCC\ColdFire_V2" removed="true"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\RTOSDemo\MCF5223x\MCF5223x" removed="true"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\RTOSDemo\MCF5223x\webserver" removed="true"/>
|
||||
<includePath path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\Common\ethernet\FreeRTOS-uIP" removed="true"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/MCF5223x"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/webserver"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/Common/ethernet/FreeRTOS-uIP"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/MCF5282"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF5282_Eclipse/RTOSDemo/MCF5282"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF5282_Eclipse/RTOSDemo"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/Common/ethernet/lwIP_130/src/include"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/Common/ethernet/lwIP_130/contrib/port/FreeRTOS/ColdFire_MCF5282"/>
|
||||
<includePath path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/Common/ethernet/lwIP_130/src/include/ipv4"/>
|
||||
<includePath path="C:\devtools\cygwin\lib\gcc\i686-pc-cygwin\3.4.4\include"/>
|
||||
<includePath path="C:\devtools\cygwin\usr\include"/>
|
||||
<includePath path="C:\devtools\cygwin\usr\include\w32api"/>
|
||||
<definedSymbol symbol="__STDC_HOSTED__=1"/>
|
||||
<definedSymbol symbol="__GNUC__=3"/>
|
||||
<definedSymbol symbol="__GNUC_MINOR__=4"/>
|
||||
<definedSymbol symbol="__GNUC_PATCHLEVEL__=4"/>
|
||||
<definedSymbol symbol="__SIZE_TYPE__=unsigned int"/>
|
||||
<definedSymbol symbol="__PTRDIFF_TYPE__=int"/>
|
||||
<definedSymbol symbol="__WCHAR_TYPE__=short unsigned int"/>
|
||||
<definedSymbol symbol="__WINT_TYPE__=unsigned int"/>
|
||||
<definedSymbol symbol="__GXX_ABI_VERSION=1002"/>
|
||||
<definedSymbol symbol="__USING_SJLJ_EXCEPTIONS__=1"/>
|
||||
<definedSymbol symbol="__SCHAR_MAX__=127"/>
|
||||
<definedSymbol symbol="__SHRT_MAX__=32767"/>
|
||||
<definedSymbol symbol="__INT_MAX__=2147483647"/>
|
||||
<definedSymbol symbol="__LONG_MAX__=2147483647L"/>
|
||||
<definedSymbol symbol="__LONG_LONG_MAX__=9223372036854775807LL"/>
|
||||
<definedSymbol symbol="__WCHAR_MAX__=65535U"/>
|
||||
<definedSymbol symbol="__CHAR_BIT__=8"/>
|
||||
<definedSymbol symbol="__FLT_EVAL_METHOD__=2"/>
|
||||
<definedSymbol symbol="__FLT_RADIX__=2"/>
|
||||
<definedSymbol symbol="__FLT_MANT_DIG__=24"/>
|
||||
<definedSymbol symbol="__FLT_DIG__=6"/>
|
||||
<definedSymbol symbol="__FLT_MIN_EXP__=(-125)"/>
|
||||
<definedSymbol symbol="__FLT_MIN_10_EXP__=(-37)"/>
|
||||
<definedSymbol symbol="__FLT_MAX_EXP__=128"/>
|
||||
<definedSymbol symbol="__FLT_MAX_10_EXP__=38"/>
|
||||
<definedSymbol symbol="__FLT_MAX__=3.40282347e+38F"/>
|
||||
<definedSymbol symbol="__FLT_MIN__=1.17549435e-38F"/>
|
||||
<definedSymbol symbol="__FLT_EPSILON__=1.19209290e-7F"/>
|
||||
<definedSymbol symbol="__FLT_DENORM_MIN__=1.40129846e-45F"/>
|
||||
<definedSymbol symbol="__FLT_HAS_INFINITY__=1"/>
|
||||
<definedSymbol symbol="__FLT_HAS_QUIET_NAN__=1"/>
|
||||
<definedSymbol symbol="__DBL_MANT_DIG__=53"/>
|
||||
<definedSymbol symbol="__DBL_DIG__=15"/>
|
||||
<definedSymbol symbol="__DBL_MIN_EXP__=(-1021)"/>
|
||||
<definedSymbol symbol="__DBL_MIN_10_EXP__=(-307)"/>
|
||||
<definedSymbol symbol="__DBL_MAX_EXP__=1024"/>
|
||||
<definedSymbol symbol="__DBL_MAX_10_EXP__=308"/>
|
||||
<definedSymbol symbol="__DBL_MAX__=1.7976931348623157e+308"/>
|
||||
<definedSymbol symbol="__DBL_MIN__=2.2250738585072014e-308"/>
|
||||
<definedSymbol symbol="__DBL_EPSILON__=2.2204460492503131e-16"/>
|
||||
<definedSymbol symbol="__DBL_DENORM_MIN__=4.9406564584124654e-324"/>
|
||||
<definedSymbol symbol="__DBL_HAS_INFINITY__=1"/>
|
||||
<definedSymbol symbol="__DBL_HAS_QUIET_NAN__=1"/>
|
||||
<definedSymbol symbol="__LDBL_MANT_DIG__=64"/>
|
||||
<definedSymbol symbol="__LDBL_DIG__=18"/>
|
||||
<definedSymbol symbol="__LDBL_MIN_EXP__=(-16381)"/>
|
||||
<definedSymbol symbol="__LDBL_MIN_10_EXP__=(-4931)"/>
|
||||
<definedSymbol symbol="__LDBL_MAX_EXP__=16384"/>
|
||||
<definedSymbol symbol="__LDBL_MAX_10_EXP__=4932"/>
|
||||
<definedSymbol symbol="__DECIMAL_DIG__=21"/>
|
||||
<definedSymbol symbol="__LDBL_MAX__=1.18973149535723176502e+4932L"/>
|
||||
<definedSymbol symbol="__LDBL_MIN__=3.36210314311209350626e-4932L"/>
|
||||
<definedSymbol symbol="__LDBL_EPSILON__=1.08420217248550443401e-19L"/>
|
||||
<definedSymbol symbol="__LDBL_DENORM_MIN__=3.64519953188247460253e-4951L"/>
|
||||
<definedSymbol symbol="__LDBL_HAS_INFINITY__=1"/>
|
||||
<definedSymbol symbol="__LDBL_HAS_QUIET_NAN__=1"/>
|
||||
<definedSymbol symbol="__REGISTER_PREFIX__"/>
|
||||
<definedSymbol symbol="__USER_LABEL_PREFIX__=_"/>
|
||||
<definedSymbol symbol="__VERSION__="3.4.4 (cygming special) (gdc 0.12, using dmd 0.125)""/>
|
||||
<definedSymbol symbol="__NO_INLINE__=1"/>
|
||||
<definedSymbol symbol="__FINITE_MATH_ONLY__=0"/>
|
||||
<definedSymbol symbol="__i386=1"/>
|
||||
<definedSymbol symbol="__i386__=1"/>
|
||||
<definedSymbol symbol="i386=1"/>
|
||||
<definedSymbol symbol="__tune_i686__=1"/>
|
||||
<definedSymbol symbol="__tune_pentiumpro__=1"/>
|
||||
<definedSymbol symbol="_X86_=1"/>
|
||||
<definedSymbol symbol="__stdcall=__attribute__((__stdcall__))"/>
|
||||
<definedSymbol symbol="__fastcall=__attribute__((__fastcall__))"/>
|
||||
<definedSymbol symbol="__cdecl=__attribute__((__cdecl__))"/>
|
||||
<definedSymbol symbol="__declspec(x)=__attribute__((x))"/>
|
||||
<definedSymbol symbol="_stdcall=__attribute__((__stdcall__))"/>
|
||||
<definedSymbol symbol="_fastcall=__attribute__((__fastcall__))"/>
|
||||
<definedSymbol symbol="_cdecl=__attribute__((__cdecl__))"/>
|
||||
<definedSymbol symbol="__CYGWIN32__=1"/>
|
||||
<definedSymbol symbol="__CYGWIN__=1"/>
|
||||
<definedSymbol symbol="unix=1"/>
|
||||
<definedSymbol symbol="__unix__=1"/>
|
||||
<definedSymbol symbol="__unix=1"/>
|
||||
<definedSymbol symbol="COLDFIRE_V2_GCC=1"/>
|
||||
<definedSymbol symbol="PACK_STRUCT_END=__attribute\(\(packed\)\)"/>
|
||||
<definedSymbol symbol="ALIGN_STRUCT_END=__attribute\(\(aligned\(4\)\)\)"/>
|
||||
</collector>
|
||||
</instance>
|
||||
</scannerInfo>
|
||||
@ -0,0 +1 @@
|
||||
|
||||
@ -0,0 +1 @@
|
||||
|
||||
@ -0,0 +1,5 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="org.eclipse.cdt.internal.ui.MakeView">
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,20 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="completion_proposal_size">
|
||||
</section>
|
||||
<section name="PDOMSearchPage">
|
||||
<item value="227191" key="searchFlags"/>
|
||||
<item value="false" key="caseSensitive"/>
|
||||
<list key="previousPatterns">
|
||||
<item value="CACR"/>
|
||||
</list>
|
||||
</section>
|
||||
<section name="org.eclipse.cdt.ui.text.hover.CMacroExpansion">
|
||||
</section>
|
||||
<section name="org.eclipse.cdt.ui.text.hover.CMacroExpansionExploration">
|
||||
<item value="573" key="org.eclipse.cdt.internal.ui.text.c.hover.CMacroExpansionExplorationControlDIALOG_Y_ORIGIN"/>
|
||||
<item value="71" key="org.eclipse.cdt.internal.ui.text.c.hover.CMacroExpansionExplorationControlDIALOG_HEIGHT"/>
|
||||
<item value="367" key="org.eclipse.cdt.internal.ui.text.c.hover.CMacroExpansionExplorationControlDIALOG_WIDTH"/>
|
||||
<item value="62" key="org.eclipse.cdt.internal.ui.text.c.hover.CMacroExpansionExplorationControlDIALOG_X_ORIGIN"/>
|
||||
</section>
|
||||
</section>
|
||||
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
Binary file not shown.
@ -0,0 +1,10 @@
|
||||
#Sun Nov 16 10:20:21 GMT 2008
|
||||
indexer/indexerId=org.eclipse.cdt.core.fastIndexer
|
||||
environment/workspace=<?xml version\="1.0" encoding\="UTF-8" standalone\="no"?>\r\n<environment append\="true" appendContributed\="true"/>\r\n
|
||||
indexer/updatePolicy=0
|
||||
indexer/filesToParseUpFront=stdarg.h, stddef.h, sys/types.h
|
||||
indexer/skipTypeReferences=false
|
||||
indexer/skipReferences=false
|
||||
indexer/indexAllFiles=false
|
||||
indexer/skipMacroReferences=false
|
||||
eclipse.preferences.version=1
|
||||
@ -0,0 +1,3 @@
|
||||
#Tue Aug 05 11:49:38 BST 2008
|
||||
eclipse.preferences.version=1
|
||||
indexer/preferenceScope=0
|
||||
@ -0,0 +1,3 @@
|
||||
#Tue Aug 05 11:54:06 BST 2008
|
||||
org.eclipse.cdt.debug.core.cDebug.common_source_containers=<?xml version\="1.0" encoding\="UTF-8" standalone\="no"?>\r\n<sourceLookupDirector>\r\n<sourceContainers duplicates\="false"/>\r\n</sourceLookupDirector>\r\n
|
||||
eclipse.preferences.version=1
|
||||
@ -0,0 +1,10 @@
|
||||
#Fri Aug 08 13:44:18 BST 2008
|
||||
org.eclipse.debug.ui.DebugView.org.eclipse.cdt.debug.ui.cDebug.show_full_paths=true
|
||||
columnOrderKeyEXE=0,1,2,3,4,5
|
||||
visibleColumnsKeySF=1,1,0,0,0,0
|
||||
org.eclipse.debug.ui.BreakpointView.org.eclipse.cdt.debug.ui.cDebug.show_full_paths=true
|
||||
visibleColumnsKeyEXE=1,1,1,0,0,0
|
||||
columnSortDirectionKeyEXE=128
|
||||
eclipse.preferences.version=1
|
||||
columnOrderKeySF=0,1,2,3,4,5
|
||||
columnSortDirectionKeySF=128
|
||||
@ -0,0 +1,3 @@
|
||||
#Sun Nov 16 10:19:47 GMT 2008
|
||||
eclipse.preferences.version=1
|
||||
properties/RTOSDemo.null.38326818/0.1348192838=\#\r\n\#Sun Nov 16 10\:19\:47 GMT 2008\r\norg.eclipse.cdt.build.core.settings.holder.1053974197\=\\\#\\r\\n\\\#Sun Nov 16 10\\\:19\\\:47 GMT 2008\\r\\nrebuildState\\\=false\\r\\n\r\norg.eclipse.cdt.build.core.settings.holder.804763436\=\\\#\\r\\n\\\#Sun Nov 16 10\\\:19\\\:47 GMT 2008\\r\\nrebuildState\\\=false\\r\\n\r\norg.eclipse.cdt.build.core.settings.holder.libs.1997217404\=\\\#\\r\\n\\\#Sun Nov 16 10\\\:19\\\:47 GMT 2008\\r\\nrebuildState\\\=false\\r\\n\r\norg.eclipse.cdt.build.core.settings.holder.99587291\=\\\#\\r\\n\\\#Sun Nov 16 10\\\:19\\\:47 GMT 2008\\r\\nrebuildState\\\=false\\r\\n\r\norg.eclipse.cdt.build.core.prefbase.toolchain.1423010524\=\\\#\\r\\n\\\#Sun Nov 16 10\\\:19\\\:47 GMT 2008\\r\\nrebuildState\\\=false\\r\\n\r\n0.1348192838\=\\\#\\r\\n\\\#Sun Nov 16 10\\\:19\\\:47 GMT 2008\\r\\nrcState\\\=0\\r\\nrebuildState\\\=false\\r\\n\r\n
|
||||
@ -0,0 +1,3 @@
|
||||
#Tue Aug 05 17:26:23 BST 2008
|
||||
org.eclipse.mylyn.ui.first.run.0_4_9=false
|
||||
eclipse.preferences.version=1
|
||||
@ -0,0 +1,16 @@
|
||||
#Sat Nov 15 17:29:59 GMT 2008
|
||||
useQuickDiffPrefPage=true
|
||||
closeBrackets=false
|
||||
useAnnotationsPrefPage=true
|
||||
spelling_locale=en_GB
|
||||
sourceHoverBackgroundColor=255,255,225
|
||||
org.eclipse.cdt.ui.text.custom_code_templates=<?xml version\="1.0" encoding\="UTF-8" standalone\="no"?><templates/>
|
||||
closeAngularBrackets=false
|
||||
spelling_locale_initialized=true
|
||||
eclipse.preferences.version=1
|
||||
org.eclipse.cdt.ui.text.templates.custom=<?xml version\="1.0" encoding\="UTF-8" standalone\="no"?><templates/>
|
||||
hoverModifierMasks=org.eclipse.cdt.ui.BestMatchHover;0;org.eclipse.cdt.debug.internal.ui.editors.DebugTextHover;0;org.eclipse.cdt.ui.ProblemHover;0;org.eclipse.cdt.ui.CDocHover;0;org.eclipse.cdt.ui.CMacroExpansionHover;0;org.eclipse.cdt.ui.CSourceHover;131072;org.eclipse.cdt.ui.AnnotationHover;0;
|
||||
hoverModifiers=org.eclipse.cdt.ui.BestMatchHover;0;org.eclipse.cdt.debug.internal.ui.editors.DebugTextHover;\!0;org.eclipse.cdt.ui.ProblemHover;\!0;org.eclipse.cdt.ui.CDocHover;\!0;org.eclipse.cdt.ui.CMacroExpansionHover;\!0;org.eclipse.cdt.ui.CSourceHover;Shift;org.eclipse.cdt.ui.AnnotationHover;\!0;
|
||||
content_assist_disabled_computers=org.eclipse.cdt.ui.cdtNoTypeProposalCategory\u0000org.eclipse.cdt.ui.cdtTypeProposalCategory\u0000org.eclipse.cdt.ui.textProposalCategory\u0000org.eclipse.cdt.ui.templateProposalCategory\u0000
|
||||
closeBraces=false
|
||||
closeStrings=false
|
||||
@ -0,0 +1,5 @@
|
||||
#Wed Aug 06 16:58:53 BST 2008
|
||||
version=1
|
||||
eclipse.preferences.version=1
|
||||
pathvariable.FREERTOS_ROOT=C\:/E/Dev/FreeRTOS/WorkingCopy2
|
||||
description.autobuilding=false
|
||||
@ -0,0 +1,3 @@
|
||||
#Sat Nov 15 23:08:01 GMT 2008
|
||||
prefWatchExpressions=<?xml version\="1.0" encoding\="UTF-8" standalone\="no"?>\r\n<watchExpressions/>\r\n
|
||||
eclipse.preferences.version=1
|
||||
@ -0,0 +1,11 @@
|
||||
#Sat Nov 15 23:08:01 GMT 2008
|
||||
org.eclipse.debug.ui.PREF_LAUNCH_PERSPECTIVES=<?xml version\="1.0" encoding\="UTF-8" standalone\="no"?>\r\n<launchPerspectives/>\r\n
|
||||
pref_state_memento.org.eclipse.debug.ui.VariableView=<?xml version\="1.0" encoding\="UTF-8"?>\r\n<VariablesViewMemento org.eclipse.debug.ui.SASH_DETAILS_PART\="315" org.eclipse.debug.ui.SASH_VIEW_PART\="684">\r\n<PRESENTATION_CONTEXT_PROPERTIES IMemento.internal.id\="org.eclipse.debug.ui.VariableView"/>\r\n</VariablesViewMemento>
|
||||
pref_state_memento.org.eclipse.debug.ui.RegisterView=<?xml version\="1.0" encoding\="UTF-8"?>\r\n<VariablesViewMemento org.eclipse.debug.ui.SASH_DETAILS_PART\="188" org.eclipse.debug.ui.SASH_VIEW_PART\="811">\r\n<COLUMN_SIZES IMemento.internal.id\="org.eclipse.debug.ui.VARIALBE_COLUMN_PRESENTATION.COL_VAR_NAME" SIZE\="130"/>\r\n<COLUMN_SIZES IMemento.internal.id\="org.eclipse.debug.ui.VARIALBE_COLUMN_PRESENTATION.COL_VAR_VALUE" SIZE\="414"/>\r\n<PRESENTATION_CONTEXT_PROPERTIES IMemento.internal.id\="org.eclipse.debug.ui.RegisterView"/>\r\n</VariablesViewMemento>
|
||||
org.eclipse.debug.ui.memory.columnSize\:org.eclipse.cdt.debug.core=4
|
||||
pref_state_memento.org.eclipse.debug.ui.ExpressionView=<?xml version\="1.0" encoding\="UTF-8"?>\r\n<VariablesViewMemento org.eclipse.debug.ui.SASH_DETAILS_PART\="315" org.eclipse.debug.ui.SASH_VIEW_PART\="684"/>
|
||||
preferredDetailPanes=DefaultDetailPane\:DefaultDetailPane|
|
||||
org.eclipse.debug.ui.switch_perspective_on_suspend=always
|
||||
eclipse.preferences.version=1
|
||||
org.eclipse.debug.ui.memory.rowSize\:org.eclipse.cdt.debug.core=16
|
||||
org.eclipse.debug.ui.user_view_bindings=<?xml version\="1.0" encoding\="UTF-8" standalone\="no"?>\r\n<viewBindings>\r\n<view id\="org.eclipse.debug.ui.MemoryView">\r\n<perspective id\="org.eclipse.debug.ui.DebugPerspective" userAction\="opened"/>\r\n</view>\r\n<view id\="org.eclipse.debug.ui.RegisterView">\r\n<perspective id\="org.eclipse.debug.ui.DebugPerspective" userAction\="closed"/>\r\n</view>\r\n<view id\="org.eclipse.debug.ui.DebugView">\r\n<perspective id\="org.eclipse.cdt.ui.CPerspective" userAction\="closed"/>\r\n</view>\r\n<view id\="org.eclipse.debug.ui.ExpressionView">\r\n<perspective id\="org.eclipse.debug.ui.DebugPerspective" userAction\="opened"/>\r\n<perspective id\="org.eclipse.cdt.ui.CPerspective" userAction\="closed"/>\r\n</view>\r\n<view id\="org.eclipse.ui.console.ConsoleView">\r\n<perspective id\="org.eclipse.cdt.ui.CPerspective" userAction\="opened"/>\r\n<perspective id\="org.eclipse.debug.ui.DebugPerspective" userAction\="opened"/>\r\n</view>\r\n</viewBindings>\r\n
|
||||
@ -0,0 +1,3 @@
|
||||
#Tue Aug 05 11:47:31 BST 2008
|
||||
eclipse.preferences.version=1
|
||||
autoUpdateInit=true
|
||||
@ -0,0 +1,3 @@
|
||||
#Tue Aug 05 11:54:43 BST 2008
|
||||
eclipse.preferences.version=1
|
||||
org.eclipse.jdt.core.builder.resourceCopyExclusionFilter=*.launch
|
||||
@ -0,0 +1,4 @@
|
||||
#Mon Aug 11 13:09:15 BST 2008
|
||||
org.eclipse.debug.ui.VariableView.org.eclipse.jdt.debug.ui.show_null_entries=true
|
||||
eclipse.preferences.version=1
|
||||
org.eclipse.debug.ui.ExpressionView.org.eclipse.jdt.debug.ui.show_null_entries=true
|
||||
@ -0,0 +1,18 @@
|
||||
#Sat Nov 15 17:29:59 GMT 2008
|
||||
useQuickDiffPrefPage=true
|
||||
proposalOrderMigrated=true
|
||||
tabWidthPropagated=true
|
||||
content_assist_proposals_background=255,255,255
|
||||
org.eclipse.jdt.ui.javadoclocations.migrated=true
|
||||
useAnnotationsPrefPage=true
|
||||
spelling_locale=en_GB
|
||||
org.eclipse.jdt.ui.editor.tab.width=
|
||||
org.eclipse.jdt.internal.ui.navigator.layout=2
|
||||
org.eclipse.jface.textfont=1|Courier New|10.0|0|WINDOWS|1|0|0|0|0|0|0|0|0|1|0|0|0|0|Courier New;
|
||||
org.eclipse.jdt.ui.formatterprofiles.version=11
|
||||
content_assist_number_of_computers=9
|
||||
spelling_locale_initialized=true
|
||||
eclipse.preferences.version=1
|
||||
content_assist_proposals_foreground=0,0,0
|
||||
fontPropagated=true
|
||||
spelling_user_dictionary_encoding=
|
||||
@ -0,0 +1,3 @@
|
||||
#Tue Aug 05 11:47:26 BST 2008
|
||||
eclipse.preferences.version=1
|
||||
mylyn.attention.migrated=true
|
||||
@ -0,0 +1,3 @@
|
||||
#Mon Aug 11 07:30:25 BST 2008
|
||||
org.eclipse.search.defaultPerspective=org.eclipse.search.defaultPerspective.none
|
||||
eclipse.preferences.version=1
|
||||
@ -0,0 +1,3 @@
|
||||
#Fri Aug 08 13:44:18 BST 2008
|
||||
eclipse.preferences.version=1
|
||||
org.eclipse.team.ui.first_time=false
|
||||
@ -0,0 +1,3 @@
|
||||
#Thu Aug 14 11:07:33 BST 2008
|
||||
eclipse.preferences.version=1
|
||||
internalWebBrowserHistory=http\://www.eclipse.org/|*|http\://www.eclipse.org|*|C\:\\E\\Dev\\FreeRTOS\\DOC\\CurrentWebSite\\banners\\ColdFire-RTOS-Port-Using-Eclipse.html|*|file\:/C\:/E/Dev/FreeRTOS/DOC/CurrentWebSite/banners/ColdFire-RTOS-Port-Using-Eclipse.html|*|
|
||||
@ -0,0 +1,4 @@
|
||||
#Sat Nov 15 17:29:59 GMT 2008
|
||||
eclipse.preferences.version=1
|
||||
spellingEngine=org.eclipse.jdt.internal.ui.text.spelling.DefaultSpellingEngine
|
||||
overviewRuler_migration=migrated_3.1
|
||||
@ -0,0 +1,6 @@
|
||||
#Mon Nov 03 14:55:37 GMT 2008
|
||||
eclipse.preferences.version=1
|
||||
TASKS_FILTERS_MIGRATE=true
|
||||
tipsAndTricks=true
|
||||
platformState=1222096011143
|
||||
PROBLEMS_FILTERS_MIGRATE=true
|
||||
@ -0,0 +1,4 @@
|
||||
#Tue Aug 12 16:13:20 BST 2008
|
||||
eclipse.preferences.version=1
|
||||
showIntro=false
|
||||
KEY_CONFIGURATION_ID=org.eclipse.cdt.ui.visualstudio
|
||||
File diff suppressed because one or more lines are too long
File diff suppressed because one or more lines are too long
@ -0,0 +1,13 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="org.eclipse.debug.ui.LAUNCH_CONFIGURATIONS_DIALOG_SECTION">
|
||||
<item value="952" key="DIALOG_WIDTH"/>
|
||||
<item value="140" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value=", org.eclipse.cdt.debug.gdbjtag.launchConfigurationType, " key="org.eclipse.debug.ui.EXPANDED_NODES"/>
|
||||
<item value="199" key="DIALOG_X_ORIGIN"/>
|
||||
<item value="640" key="DIALOG_HEIGHT"/>
|
||||
<item value="237" key="org.eclipse.debug.ui.DIALOG_SASH_WEIGHTS_1"/>
|
||||
<item value="762" key="org.eclipse.debug.ui.DIALOG_SASH_WEIGHTS_2"/>
|
||||
<item value="1|Tahoma|8.25|0|WINDOWS|1|-11|0|0|0|400|0|0|0|1|0|0|0|0|Tahoma" key="DIALOG_FONT_NAME"/>
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,21 @@
|
||||
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
|
||||
<launchHistory>
|
||||
<launchGroup id="org.eclipse.ui.externaltools.launchGroup">
|
||||
<mruHistory/>
|
||||
<favorites/>
|
||||
</launchGroup>
|
||||
<launchGroup id="org.eclipse.debug.ui.launchGroup.profile">
|
||||
<mruHistory/>
|
||||
<favorites/>
|
||||
</launchGroup>
|
||||
<launchGroup id="org.eclipse.debug.ui.launchGroup.debug">
|
||||
<mruHistory>
|
||||
<launch memento="<?xml version="1.0" encoding="UTF-8" standalone="no"?> <launchConfiguration local="true" path="RTOSDemo.launch"/> "/>
|
||||
</mruHistory>
|
||||
<favorites/>
|
||||
</launchGroup>
|
||||
<launchGroup id="org.eclipse.debug.ui.launchGroup.run">
|
||||
<mruHistory/>
|
||||
<favorites/>
|
||||
</launchGroup>
|
||||
</launchHistory>
|
||||
Binary file not shown.
@ -0,0 +1,2 @@
|
||||
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
|
||||
<typeInfoHistroy/>
|
||||
@ -0,0 +1,2 @@
|
||||
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
|
||||
<qualifiedTypeNameHistroy/>
|
||||
@ -0,0 +1,12 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="org.eclipse.jdt.internal.ui.packageview.PackageExplorerPart">
|
||||
<item value="true" key="group_libraries"/>
|
||||
<item value="false" key="linkWithEditor"/>
|
||||
<item value="2" key="layout"/>
|
||||
<item value="1" key="rootMode"/>
|
||||
<item value="<?xml version="1.0" encoding="UTF-8"?>
<packageExplorer group_libraries="1" isWindowWorkingSet="true" layout="2" linkWithEditor="0" rootMode="1" workingSetName="">
<customFilters userDefinedPatternsEnabled="false">
<xmlDefinedFilters>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.LibraryFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.LocalTypesFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.StaticsFilter" isEnabled="false"/>
<child filterId="org.eclipse.pde.ui.ExternalPluginLibrariesFilter1" isEnabled="true"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.ClosedProjectsFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.NonSharedProjectsFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.NonJavaElementFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.ContainedLibraryFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.CuAndClassFileFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.NonJavaProjectsFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.internal.ui.PackageExplorer.EmptyInnerPackageFilter" isEnabled="true"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.PackageDeclarationFilter" isEnabled="true"/>
<child filterId="org.eclipse.jdt.internal.ui.PackageExplorer.EmptyPackageFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.ImportDeclarationFilter" isEnabled="true"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.FieldsFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.internal.ui.PackageExplorer.HideInnerClassFilesFilter" isEnabled="true"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.NonPublicFilter" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer_patternFilterId_.*" isEnabled="true"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.EmptyLibraryContainerFilter" isEnabled="true"/>
<child filterId="org.eclipse.pde.ui.BinaryProjectFilter1" isEnabled="false"/>
<child filterId="org.eclipse.jdt.ui.PackageExplorer.SyntheticMembersFilter" isEnabled="true"/>
</xmlDefinedFilters>
</customFilters>
</packageExplorer>" key="memento"/>
|
||||
</section>
|
||||
<section name="JavaElementSearchActions">
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,4 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<session version="1.0">
|
||||
<refactoring comment="Delete resource 'RTOSDemo/webserver/MCF5223x_Ethernet.c'" deleteContents="false" description="Delete resource 'RTOSDemo/webserver/MCF5223x_Ethernet.c'" element1="/RTOSDemo/webserver/MCF5223x_Ethernet.c" flags="7" id="org.eclipse.ltk.core.refactoring.delete.resources" resources="1" stamp="1226771144015"/>
|
||||
</session>
|
||||
@ -0,0 +1 @@
|
||||
1226771144015 Delete resource 'RTOSDemo/webserver/MCF5223x_Ethernet.c'
|
||||
@ -0,0 +1,4 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<session version="1.0">
|
||||
<refactoring comment="Rename resource 'RTOSDemo/webserver/fec.h' to 'FEC.h'" description="Rename resource 'fec.h'" flags="7" id="org.eclipse.ltk.core.refactoring.rename.resource" input="webserver/fec.h" name="FEC.h" stamp="1226827901062" updateReferences="true"/>
|
||||
</session>
|
||||
@ -0,0 +1 @@
|
||||
1226827901062 Rename resource 'fec.h'
|
||||
@ -0,0 +1,7 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="RefactoringWizard.preview">
|
||||
<item value="400" key="height"/>
|
||||
<item value="600" key="width"/>
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,2 @@
|
||||
#Cached timestamps
|
||||
#Sun Nov 16 10:20:21 GMT 2008
|
||||
@ -0,0 +1,31 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="DialogBounds_SearchDialog">
|
||||
<item value="519" key="DIALOG_WIDTH"/>
|
||||
<item value="259" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value="385" key="DIALOG_HEIGHT"/>
|
||||
<item value="445" key="DIALOG_X_ORIGIN"/>
|
||||
<item value="1|Tahoma|8.25|0|WINDOWS|1|-11|0|0|0|400|0|0|0|1|0|0|0|0|Tahoma" key="DIALOG_FONT_NAME"/>
|
||||
</section>
|
||||
<section name="Search">
|
||||
<list key="Search.processedPageIds">
|
||||
<item value="org.eclipse.search.internal.ui.text.TextSearchPage"/>
|
||||
<item value="org.eclipse.mylyn.tasks.ui.search.page"/>
|
||||
<item value="org.eclipse.cdt.ui.pdomSearchPage"/>
|
||||
<item value="org.eclipse.jdt.ui.JavaSearchPage"/>
|
||||
<item value="org.eclipse.pde.internal.ui.search.SearchPage"/>
|
||||
</list>
|
||||
<list key="Search.enabledPageIds">
|
||||
<item value="org.eclipse.search.internal.ui.text.TextSearchPage"/>
|
||||
<item value="org.eclipse.mylyn.tasks.ui.search.page"/>
|
||||
<item value="org.eclipse.cdt.ui.pdomSearchPage"/>
|
||||
<item value="org.eclipse.jdt.ui.JavaSearchPage"/>
|
||||
<item value="org.eclipse.pde.internal.ui.search.SearchPage"/>
|
||||
</list>
|
||||
</section>
|
||||
<section name="org.eclipse.cdt.ui.pdomSearchViewPage">
|
||||
</section>
|
||||
<section name="SearchDialog.ScopePart">
|
||||
<item value="0" key="scope"/>
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,33 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="ChooseWorkspaceDialogSettings">
|
||||
<item value="353" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value="547" key="DIALOG_X_ORIGIN"/>
|
||||
</section>
|
||||
<section name="WORKBENCH_SETTINGS">
|
||||
<list key="ENABLED_TRANSFERS">
|
||||
</list>
|
||||
</section>
|
||||
<section name="SaveAsDialogSettings">
|
||||
<item value="438" key="DIALOG_WIDTH"/>
|
||||
<item value="147" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value="625" key="DIALOG_X_ORIGIN"/>
|
||||
<item value="553" key="DIALOG_HEIGHT"/>
|
||||
<item value="1|Tahoma|8.25|0|WINDOWS|1|-11|0|0|0|400|0|0|0|1|0|0|0|0|Tahoma" key="DIALOG_FONT_NAME"/>
|
||||
</section>
|
||||
<section name="NewWizardAction">
|
||||
<item value="org.eclipse.cdt.ui.wizards.NewCWizard2" key="NewWizardSelectionPage.STORE_SELECTED_ID"/>
|
||||
<list key="NewWizardSelectionPage.STORE_EXPANDED_CATEGORIES_ID">
|
||||
<item value="org.eclipse.cdt.ui.newCWizards"/>
|
||||
</list>
|
||||
</section>
|
||||
<section name="CleanDialogSettings">
|
||||
<item value="411" key="DIALOG_WIDTH"/>
|
||||
<item value="false" key="BUILD_NOW"/>
|
||||
<item value="275" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value="true" key="BUILD_ALL"/>
|
||||
<item value="635" key="DIALOG_X_ORIGIN"/>
|
||||
<item value="417" key="DIALOG_HEIGHT"/>
|
||||
<item value="false" key="TOGGLE_SELECTED"/>
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,4 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<item value="1024" key="introLaunchBar.location"/>
|
||||
</section>
|
||||
@ -0,0 +1,38 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="org.eclipse.ui.texteditor.FindReplaceDialog_dialogBounds">
|
||||
<item value="237" key="DIALOG_WIDTH"/>
|
||||
<item value="212" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value="1167" key="DIALOG_X_ORIGIN"/>
|
||||
<item value="356" key="DIALOG_HEIGHT"/>
|
||||
<item value="1|Tahoma|8.25|0|WINDOWS|1|-11|0|0|0|400|0|0|0|1|0|0|0|0|Tahoma" key="DIALOG_FONT_NAME"/>
|
||||
</section>
|
||||
<section name="org.eclipse.ui.texteditor.FindReplaceDialog">
|
||||
<item value="true" key="wrap"/>
|
||||
<item value="false" key="casesensitive"/>
|
||||
<item value="false" key="isRegEx"/>
|
||||
<item value="false" key="incremental"/>
|
||||
<item value="false" key="wholeword"/>
|
||||
<item value="ICR" key="selection"/>
|
||||
<list key="findhistory">
|
||||
<item value="ICR"/>
|
||||
<item value="prvEnableFECInterrupts"/>
|
||||
<item value="MCF_FEC_EIMR"/>
|
||||
<item value="RXF"/>
|
||||
<item value="MCF_FEC_EIR_TXF"/>
|
||||
<item value="MCF_FEC_EIR_RXB"/>
|
||||
<item value="xFECSemaphore"/>
|
||||
<item value="uxIndexToBufferOwner"/>
|
||||
</list>
|
||||
<list key="replacehistory">
|
||||
<item value="0x20007fdc"/>
|
||||
<item value="0x200075ec"/>
|
||||
<item value="0x01"/>
|
||||
<item value="mainERROR_PERIOD"/>
|
||||
<item value="french_cheese"/>
|
||||
<item value="taskEXIT_CRITICAL"/>
|
||||
<item value="taskENTER_CRITICAL"/>
|
||||
<item value="COMMON_DEMO_CODE_DIR"/>
|
||||
</list>
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,36 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<section name="Workbench">
|
||||
<section name="FileSystemImportWizard">
|
||||
<item value="false" key="WizardFileSystemResourceImportPage1.STORE_OVERWRITE_EXISTING_RESOURCES_ID"/>
|
||||
<item value="false" key="WizardFileSystemResourceImportPage1.STORE_CREATE_CONTAINER_STRUCTURE_ID"/>
|
||||
<list key="WizardFileSystemResourceImportPage1.STORE_SOURCE_NAMES_ID">
|
||||
<item value="C:\Temp\RTOSDemo"/>
|
||||
</list>
|
||||
</section>
|
||||
<section name="WorkbenchPreferenceDialogSettings">
|
||||
<item value="157" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value="258" key="DIALOG_X_ORIGIN"/>
|
||||
</section>
|
||||
<section name="ShowViewDialog">
|
||||
<item value="280" key="DIALOG_WIDTH"/>
|
||||
<item value="rtos.openrtos.viewer.views.TaskTable" key="ShowViewDialog.STORE_SELECTED_VIEW_ID"/>
|
||||
<item value="239" key="DIALOG_Y_ORIGIN"/>
|
||||
<item value="415" key="DIALOG_HEIGHT"/>
|
||||
<item value="704" key="DIALOG_X_ORIGIN"/>
|
||||
<item value="1|Tahoma|8.25|0|WINDOWS|1|-11|0|0|0|400|0|0|0|1|0|0|0|0|Tahoma" key="DIALOG_FONT_NAME"/>
|
||||
<list key="ShowViewDialog.STORE_EXPANDED_CATEGORIES_ID">
|
||||
<item value="rtos.openrtos.viewer"/>
|
||||
</list>
|
||||
</section>
|
||||
<section name="org.eclipse.ui.preferences.keysPreferencePage">
|
||||
<item value="true" key="uncategorizedFilter"/>
|
||||
<item value="true" key="internalFilter"/>
|
||||
<item value="true" key="actionSetFilter"/>
|
||||
</section>
|
||||
<section name="ImportExportAction">
|
||||
<item value="org.eclipse.ui.wizards.import.FileSystem" key="ImportExportPage.STORE_SELECTED_IMPORT_WIZARD_ID"/>
|
||||
<list key="ImportExportPage.STORE_EXPANDED_IMPORT_CATEGORIES">
|
||||
<item value="org.eclipse.ui.Basic"/>
|
||||
</list>
|
||||
</section>
|
||||
</section>
|
||||
@ -0,0 +1,627 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<workbench progressCount="17" version="2.0">
|
||||
<workbenchAdvisor/>
|
||||
<window height="768" maximized="true" width="1024" x="220" y="230">
|
||||
<fastViewData fastViewLocation="1024"/>
|
||||
<perspectiveBar>
|
||||
<itemSize x="160"/>
|
||||
</perspectiveBar>
|
||||
<coolbarLayout locked="0">
|
||||
<coolItem id="group.file" itemType="typeGroupMarker"/>
|
||||
<coolItem id="org.eclipse.ui.workbench.file" itemType="typeToolBarContribution" x="130" y="22"/>
|
||||
<coolItem id="additions" itemType="typeGroupMarker"/>
|
||||
<coolItem id="org.eclipse.cdt.ui.CElementCreationActionSet" itemType="typeToolBarContribution" x="161" y="22"/>
|
||||
<coolItem id="org.eclipse.cdt.ui.buildConfigActionSet" itemType="typeToolBarContribution" x="85" y="22"/>
|
||||
<coolItem id="org.eclipse.debug.ui.launchActionSet" itemType="typeToolBarContribution" x="124" y="22"/>
|
||||
<coolItem id="org.eclipse.jdt.ui.JavaElementCreationActionSet" itemType="typeToolBarContribution" x="98" y="22"/>
|
||||
<coolItem id="org.eclipse.search.searchActionSet" itemType="typeToolBarContribution" x="98" y="22"/>
|
||||
<coolItem id="org.eclipse.ui.edit.text.actionSet.presentation" itemType="typeToolBarContribution" x="37" y="22"/>
|
||||
<coolItem id="group.nav" itemType="typeGroupMarker"/>
|
||||
<coolItem id="org.eclipse.ui.workbench.navigate" itemType="typeToolBarContribution" x="185" y="22"/>
|
||||
<coolItem id="group.editor" itemType="typeGroupMarker"/>
|
||||
<coolItem id="org.eclipse.ui.browser.editor" itemType="typePlaceholder" x="-1" y="-1"/>
|
||||
<coolItem id="org.eclipse.cdt.ui.editor.asm.AsmEditor" itemType="typePlaceholder" x="-1" y="-1"/>
|
||||
<coolItem id="org.eclipse.ui.DefaultTextEditor" itemType="typePlaceholder" x="-1" y="-1"/>
|
||||
<coolItem id="org.eclipse.cdt.ui.editor.CEditor" itemType="typeToolBarContribution" x="-1" y="-1"/>
|
||||
<coolItem id="org.eclipse.cdt.make.editor" itemType="typePlaceholder" x="-1" y="-1"/>
|
||||
<coolItem id="group.help" itemType="typeGroupMarker"/>
|
||||
<coolItem id="org.eclipse.ui.workbench.help" itemType="typeToolBarContribution" x="-1" y="-1"/>
|
||||
</coolbarLayout>
|
||||
<page aggregateWorkingSetId="Aggregate for window 1217933244875" focus="true" label="Workspace - Debug">
|
||||
<editors>
|
||||
<editorArea activeWorkbook="DefaultEditorWorkbook">
|
||||
<info part="DefaultEditorWorkbook">
|
||||
<folder appearance="1" expanded="2">
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory">
|
||||
<part id="0"/>
|
||||
<part id="1"/>
|
||||
<part id="2"/>
|
||||
<part id="3"/>
|
||||
<part id="4"/>
|
||||
<part id="5"/>
|
||||
<part id="6"/>
|
||||
</presentation>
|
||||
</folder>
|
||||
</info>
|
||||
</editorArea>
|
||||
<editor focus="true" id="org.eclipse.cdt.ui.editor.CEditor" name="FEC.c" partName="FEC.c" path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/webserver/FEC.c" title="FEC.c" tooltip="RTOSDemo/webserver/FEC.c" workbook="DefaultEditorWorkbook">
|
||||
<input factoryID="org.eclipse.ui.part.FileEditorInputFactory" path="/RTOSDemo/webserver/FEC.c"/>
|
||||
<editorState selectionLength="0" selectionOffset="18375"/>
|
||||
</editor>
|
||||
<editor id="org.eclipse.cdt.ui.editor.CEditor" name="FEC.h" partName="FEC.h" path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/webserver/FEC.h" title="FEC.h" tooltip="RTOSDemo/webserver/FEC.h" workbook="DefaultEditorWorkbook">
|
||||
<input factoryID="org.eclipse.ui.part.FileEditorInputFactory" path="/RTOSDemo/webserver/FEC.h"/>
|
||||
<editorState selectionLength="14" selectionOffset="2671"/>
|
||||
</editor>
|
||||
<editor id="org.eclipse.cdt.ui.editor.CEditor" name="main.c" partName="main.c" path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/main.c" title="main.c" tooltip="RTOSDemo/main.c" workbook="DefaultEditorWorkbook">
|
||||
<input factoryID="org.eclipse.ui.part.FileEditorInputFactory" path="/RTOSDemo/main.c"/>
|
||||
<editorState selectionLength="0" selectionOffset="5711"/>
|
||||
</editor>
|
||||
<editor id="org.eclipse.cdt.ui.editor.CEditor" name="uIP_Task.c" partName="uIP_Task.c" path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/webserver/uIP_Task.c" title="uIP_Task.c" tooltip="RTOSDemo/webserver/uIP_Task.c" workbook="DefaultEditorWorkbook">
|
||||
<input factoryID="org.eclipse.ui.part.FileEditorInputFactory" path="/RTOSDemo/webserver/uIP_Task.c"/>
|
||||
<editorState selectionLength="13" selectionOffset="2607"/>
|
||||
</editor>
|
||||
<editor id="org.eclipse.cdt.ui.editor.CEditor" name="FreeRTOS_Tick_Setup.c" partName="FreeRTOS_Tick_Setup.c" path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/FreeRTOS_Tick_Setup.c" title="FreeRTOS_Tick_Setup.c" tooltip="RTOSDemo/FreeRTOS_Tick_Setup.c" workbook="DefaultEditorWorkbook">
|
||||
<input factoryID="org.eclipse.ui.part.FileEditorInputFactory" path="/RTOSDemo/FreeRTOS_Tick_Setup.c"/>
|
||||
<editorState selectionLength="0" selectionOffset="0"/>
|
||||
</editor>
|
||||
<editor id="org.eclipse.cdt.ui.editor.CEditor" name="FreeRTOSConfig.h" partName="FreeRTOSConfig.h" path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/FreeRTOSConfig.h" title="FreeRTOSConfig.h" tooltip="RTOSDemo/FreeRTOSConfig.h" workbook="DefaultEditorWorkbook">
|
||||
<input factoryID="org.eclipse.ui.part.FileEditorInputFactory" path="/RTOSDemo/FreeRTOSConfig.h"/>
|
||||
<editorState selectionLength="28" selectionOffset="5120"/>
|
||||
</editor>
|
||||
<editor id="org.eclipse.cdt.ui.editor.CEditor" name="MCF5282_INTC.h" partName="MCF5282_INTC.h" title="MCF5282_INTC.h" tooltip="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF5282_Eclipse/RTOSDemo/MCF5282/MCF5282_INTC.h" workbook="DefaultEditorWorkbook">
|
||||
<input factoryID="org.eclipse.cdt.ui.ExternalEditorInputFactory" path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF5282_Eclipse\RTOSDemo\MCF5282\MCF5282_INTC.h" project="RTOSDemo"/>
|
||||
<editorState selectionLength="15" selectionOffset="31680"/>
|
||||
</editor>
|
||||
</editors>
|
||||
<views>
|
||||
<view id="org.eclipse.debug.ui.ExpressionView" partName="Expressions">
|
||||
<viewState/>
|
||||
</view>
|
||||
<view id="org.eclipse.cdt.ui.CView" partName="C/C++ Projects">
|
||||
<viewState horizontalPosition="0" verticalPosition="0" workingSet="RTOSDemo">
|
||||
<expanded>
|
||||
<element path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\RTOSDemo"/>
|
||||
<element path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF52233_Eclipse\RTOSDemo\webserver"/>
|
||||
</expanded>
|
||||
<selection>
|
||||
<element path="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF52233_Eclipse/RTOSDemo/FreeRTOSConfig.h"/>
|
||||
</selection>
|
||||
<customFilters userDefinedPatternsEnabled="false">
|
||||
<xmlDefinedFilters>
|
||||
<child filterId="org.eclipse.cdt.internal.ui.CView.ExecutableFilter" isEnabled="false"/>
|
||||
<child filterId="org.eclipse.cdt.internal.ui.CView.SharedFilter" isEnabled="false"/>
|
||||
<child filterId="org.eclipse.cdt.internal.ui.CView.ClosedProjectFilter" isEnabled="false"/>
|
||||
<child filterId="org.eclipse.cdt.internal.ui.CView.NonCProjectsFilter" isEnabled="false"/>
|
||||
<child filterId="org.eclipse.cdt.internal.ui.CView.NonCElementFilter" isEnabled="false"/>
|
||||
<child filterId="org.eclipse.cdt.ui.CView_patternFilterId_.*" isEnabled="true"/>
|
||||
<child filterId="org.eclipse.cdt.internal.ui.CView.ObjectFilter" isEnabled="false"/>
|
||||
<child filterId="org.eclipse.cdt.internal.ui.CView.ArchiveFilter" isEnabled="false"/>
|
||||
</xmlDefinedFilters>
|
||||
</customFilters>
|
||||
</viewState>
|
||||
</view>
|
||||
<view id="org.eclipse.debug.ui.MemoryView" partName="Memory">
|
||||
<viewState/>
|
||||
</view>
|
||||
<view id="org.eclipse.debug.ui.DebugView" partName="Debug">
|
||||
<viewState/>
|
||||
</view>
|
||||
<view id="org.eclipse.ui.console.ConsoleView:Console View #1" partName="Console">
|
||||
<viewState/>
|
||||
</view>
|
||||
<view id="org.eclipse.ui.views.ProblemView" partName="Problems">
|
||||
<viewState PRIMARY_SORT_FIELD="org.eclipse.ui.ide.locationField" categoryGroup="none" markerContentGenerator="org.eclipse.ui.ide.problemsGenerator" partName="Problems">
|
||||
<columnWidths org.eclipse.ui.ide.locationField="58" org.eclipse.ui.ide.markerType="83" org.eclipse.ui.ide.pathField="108" org.eclipse.ui.ide.resourceField="83" org.eclipse.ui.ide.severityAndDescriptionField="800"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.severityAndDescriptionField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.resourceField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.pathField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.locationField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.markerType"/>
|
||||
</viewState>
|
||||
</view>
|
||||
<view id="org.eclipse.ui.console.ConsoleView" partName="Console">
|
||||
<viewState/>
|
||||
</view>
|
||||
<view id="org.eclipse.cdt.debug.ui.executablesView" partName="Executables">
|
||||
<viewState/>
|
||||
</view>
|
||||
<view id="org.eclipse.debug.ui.BreakpointView" partName="Breakpoints">
|
||||
<viewState>
|
||||
<isTrackingSelection value="false"/>
|
||||
</viewState>
|
||||
</view>
|
||||
<view id="org.eclipse.debug.ui.VariableView" partName="Variables">
|
||||
<viewState/>
|
||||
</view>
|
||||
<view id="org.eclipse.ui.views.TaskList" partName="Tasks">
|
||||
<viewState PRIMARY_SORT_FIELD="org.eclipse.ui.ide.completionField" categoryGroup="none" markerContentGenerator="org.eclipse.ui.ide.tasksGenerator" partName="Tasks">
|
||||
<columnWidths org.eclipse.ui.ide.completionField="52" org.eclipse.ui.ide.descriptionField="262" org.eclipse.ui.ide.locationField="62" org.eclipse.ui.ide.markerType="87" org.eclipse.ui.ide.pathField="112" org.eclipse.ui.ide.priorityField="28" org.eclipse.ui.ide.resourceField="87"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.completionField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.priorityField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.descriptionField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.resourceField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.pathField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.locationField"/>
|
||||
<visible IMemento.internal.id="org.eclipse.ui.ide.markerType"/>
|
||||
</viewState>
|
||||
</view>
|
||||
</views>
|
||||
<perspectives activePart="org.eclipse.debug.ui.DebugView" activePerspective="org.eclipse.debug.ui.DebugPerspective">
|
||||
<perspective editorAreaTrimState="2" editorAreaVisible="1" fixed="0" version="0.016">
|
||||
<descriptor class="org.eclipse.cdt.internal.ui.CPerspectiveFactory" id="org.eclipse.cdt.ui.CPerspective" label="C/C++"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.cheatsheets.actionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.search.searchActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.edit.text.actionSet.annotationNavigation"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.edit.text.actionSet.navigation"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.edit.text.actionSet.convertLineDelimitersTo"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.externaltools.ExternalToolsSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.actionSet.keyBindings"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.actionSet.openFiles"/>
|
||||
<alwaysOnActionSet id="org.eclipse.mylyn.context.ui.actionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.mylyn.tasks.ui.navigation"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.ui.SearchActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.ui.CElementCreationActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.NavigateActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.debug.ui.breakpointActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.make.ui.makeTargetActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.debug.ui.launchActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.ui.buildConfigActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.ui.NavigationActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.ui.OpenActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.ui.CodingActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.edit.text.actionSet.presentation"/>
|
||||
<alwaysOnActionSet id="org.eclipse.debug.ui.debugActionSet"/>
|
||||
<show_view_action id="org.eclipse.ui.console.ConsoleView"/>
|
||||
<show_view_action id="org.eclipse.search.ui.views.SearchView"/>
|
||||
<show_view_action id="org.eclipse.ui.views.ContentOutline"/>
|
||||
<show_view_action id="org.eclipse.ui.views.ProblemView"/>
|
||||
<show_view_action id="org.eclipse.cdt.ui.CView"/>
|
||||
<show_view_action id="org.eclipse.ui.views.ResourceNavigator"/>
|
||||
<show_view_action id="org.eclipse.ui.views.PropertySheet"/>
|
||||
<show_view_action id="org.eclipse.ui.views.TaskList"/>
|
||||
<show_view_action id="org.eclipse.cdt.make.ui.views.MakeView"/>
|
||||
<show_view_action id="org.eclipse.ui.navigator.ProjectExplorer"/>
|
||||
<show_view_action id="org.eclipse.cdt.ui.includeBrowser"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.ConvertToMakeWizard"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewCWizard2"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewCWizard1"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewSourceFolderCreationWizard"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewFolderCreationWizard"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewSourceFileCreationWizard"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewHeaderFileCreationWizard"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewFileCreationWizard"/>
|
||||
<new_wizard_action id="org.eclipse.cdt.ui.wizards.NewClassCreationWizard"/>
|
||||
<perspective_action id="org.eclipse.debug.ui.DebugPerspective"/>
|
||||
<perspective_action id="org.eclipse.team.ui.TeamSynchronizingPerspective"/>
|
||||
<view id="org.eclipse.cdt.ui.CView"/>
|
||||
<view id="org.eclipse.ui.console.ConsoleView"/>
|
||||
<view id="org.eclipse.ui.views.ProblemView"/>
|
||||
<fastViewBars/>
|
||||
<layout>
|
||||
<mainWindow>
|
||||
<info folder="true" part="topLeft">
|
||||
<folder activePageID="org.eclipse.cdt.ui.CView" appearance="2" expanded="2">
|
||||
<page content="org.eclipse.cdt.ui.CView" label="C/C++ Projects"/>
|
||||
<page content="org.eclipse.ui.navigator.ProjectExplorer" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.views.ResourceNavigator" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.views.BookmarkView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory">
|
||||
<part id="0"/>
|
||||
</presentation>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="stickyFolderRight" ratio="0.75" ratioLeft="1254" ratioRight="418" relationship="2" relative="topLeft">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.help.ui.HelpView" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.internal.introview" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.cheatsheets.views.CheatSheetView" label="LabelNotFound"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.ui.internal.ViewStack@16eda19" ratio="0.1791492" ratioLeft="299" ratioRight="1370" relationship="2" relative="topLeft">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.ui.views.TaskList" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.views.PropertySheet" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.debug.ui.DebugView" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.search.ui.views.SearchView" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.debug.ui.ExpressionView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="bottom" ratio="0.7161572" ratioLeft="656" ratioRight="260" relationship="4" relative="org.eclipse.ui.internal.ViewStack@16eda19">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="rtos.openrtos.viewer.views.TaskTable" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="topRight" ratio="0.7496013" ratioLeft="940" ratioRight="314" relationship="2" relative="org.eclipse.ui.internal.ViewStack@16eda19">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.ui.views.ContentOutline" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.cdt.make.ui.views.MakeView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info part="org.eclipse.ui.editorss" ratio="0.2491839" ratioLeft="229" ratioRight="690" relationship="4" relative="org.eclipse.ui.internal.ViewStack@16eda19"/>
|
||||
<info folder="true" part="org.eclipse.ui.internal.ViewStack@10cbb6f" ratio="0.6408297" ratioLeft="587" ratioRight="329" relationship="4" relative="org.eclipse.ui.editorss">
|
||||
<folder activePageID="org.eclipse.ui.console.ConsoleView" appearance="2" expanded="2">
|
||||
<page content="org.eclipse.ui.console.ConsoleView" label="Console"/>
|
||||
<page content="org.eclipse.ui.views.ProblemView" label="Problems"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory">
|
||||
<part id="0"/>
|
||||
<part id="1"/>
|
||||
</presentation>
|
||||
</folder>
|
||||
</info>
|
||||
</mainWindow>
|
||||
</layout>
|
||||
</perspective>
|
||||
<perspective editorAreaTrimState="2" editorAreaVisible="1" fixed="0" version="0.016">
|
||||
<descriptor class="org.eclipse.debug.internal.ui.DebugPerspectiveFactory" id="org.eclipse.debug.ui.DebugPerspective" label="Debug"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.cheatsheets.actionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.search.searchActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.edit.text.actionSet.annotationNavigation"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.edit.text.actionSet.navigation"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.edit.text.actionSet.convertLineDelimitersTo"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.externaltools.ExternalToolsSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.actionSet.keyBindings"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.actionSet.openFiles"/>
|
||||
<alwaysOnActionSet id="org.eclipse.mylyn.context.ui.actionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.mylyn.tasks.ui.navigation"/>
|
||||
<alwaysOnActionSet id="org.eclipse.debug.ui.launchActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.cdt.debug.ui.debugActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.ui.NavigateActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.debug.ui.breakpointActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.jdt.debug.ui.JDTDebugActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.jdt.ui.JavaActionSet"/>
|
||||
<alwaysOnActionSet id="org.eclipse.debug.ui.debugActionSet"/>
|
||||
<show_view_action id="org.eclipse.debug.ui.DebugView"/>
|
||||
<show_view_action id="org.eclipse.debug.ui.VariableView"/>
|
||||
<show_view_action id="org.eclipse.debug.ui.BreakpointView"/>
|
||||
<show_view_action id="org.eclipse.debug.ui.ExpressionView"/>
|
||||
<show_view_action id="org.eclipse.ui.views.ContentOutline"/>
|
||||
<show_view_action id="org.eclipse.ui.console.ConsoleView"/>
|
||||
<show_view_action id="org.eclipse.ui.views.TaskList"/>
|
||||
<show_view_action id="org.eclipse.ant.ui.views.AntView"/>
|
||||
<show_view_action id="org.eclipse.cdt.debug.ui.SignalsView"/>
|
||||
<show_view_action id="org.eclipse.debug.ui.RegisterView"/>
|
||||
<show_view_action id="org.eclipse.debug.ui.ModuleView"/>
|
||||
<show_view_action id="org.eclipse.debug.ui.MemoryView"/>
|
||||
<show_view_action id="org.eclipse.cdt.debug.ui.DisassemblyView"/>
|
||||
<show_view_action id="org.eclipse.ui.views.ProblemView"/>
|
||||
<show_view_action id="org.eclipse.cdt.debug.internal.ui.views.executables.ExecutablesView"/>
|
||||
<show_view_action id="org.eclipse.pde.runtime.LogView"/>
|
||||
<show_view_action id="org.eclipse.jdt.debug.ui.DisplayView"/>
|
||||
<perspective_action id="org.eclipse.cdt.ui.CPerspective"/>
|
||||
<perspective_action id="org.eclipse.jdt.ui.JavaPerspective"/>
|
||||
<perspective_action id="org.eclipse.jdt.ui.JavaBrowsingPerspective"/>
|
||||
<view id="org.eclipse.ui.console.ConsoleView"/>
|
||||
<view id="org.eclipse.ui.views.TaskList"/>
|
||||
<view id="org.eclipse.ui.views.ProblemView"/>
|
||||
<view id="org.eclipse.cdt.debug.ui.executablesView"/>
|
||||
<view id="org.eclipse.ui.console.ConsoleView:Console View #1"/>
|
||||
<view id="org.eclipse.debug.ui.MemoryView"/>
|
||||
<view id="org.eclipse.debug.ui.VariableView"/>
|
||||
<view id="org.eclipse.debug.ui.BreakpointView"/>
|
||||
<view id="org.eclipse.debug.ui.ExpressionView"/>
|
||||
<view id="org.eclipse.debug.ui.DebugView"/>
|
||||
<fastViewBars/>
|
||||
<layout>
|
||||
<mainWindow>
|
||||
<info folder="true" part="org.eclipse.debug.internal.ui.NavigatorFolderView">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.ui.views.ResourceNavigator" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.jdt.ui.PackageExplorer" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.jdt.ui.TypeHierarchy" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="stickyFolderRight" ratio="0.75" ratioLeft="1254" ratioRight="418" relationship="2" relative="org.eclipse.debug.internal.ui.NavigatorFolderView">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.help.ui.HelpView" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.internal.introview" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.cheatsheets.views.CheatSheetView" label="LabelNotFound"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.debug.internal.ui.ConsoleFolderView" ratio="0.83406115" ratioLeft="764" ratioRight="152" relationship="4" relative="org.eclipse.debug.internal.ui.NavigatorFolderView">
|
||||
<folder activePageID="org.eclipse.ui.console.ConsoleView" appearance="2" expanded="2">
|
||||
<page content="org.eclipse.ui.console.ConsoleView" label="Console"/>
|
||||
<page content="org.eclipse.ui.views.TaskList" label="Tasks"/>
|
||||
<page content="org.eclipse.ui.views.ProblemView" label="Problems"/>
|
||||
<page content="org.eclipse.cdt.debug.ui.executablesView" label="Executables"/>
|
||||
<page content="org.eclipse.ui.console.ConsoleView:Console View #1" label="Console"/>
|
||||
<page content="org.eclipse.debug.ui.MemoryView" label="Memory"/>
|
||||
<page content="org.eclipse.ui.views.BookmarkView" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ui.views.PropertySheet" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.jdt.debug.ui.DisplayView" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.search.SearchResultView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory">
|
||||
<part id="0"/>
|
||||
<part id="1"/>
|
||||
<part id="2"/>
|
||||
<part id="3"/>
|
||||
<part id="4"/>
|
||||
<part id="5"/>
|
||||
</presentation>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.ui.internal.ViewStack@2ee7d4" ratio="0.3210943" ratioLeft="446" ratioRight="943" relationship="2" relative="org.eclipse.debug.internal.ui.ConsoleFolderView">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="rtos.openrtos.viewer.views.TaskTable" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info part="org.eclipse.ui.editorss" ratio="0.2685185" ratioLeft="174" ratioRight="474" relationship="4" relative="org.eclipse.debug.internal.ui.NavigatorFolderView"/>
|
||||
<info folder="true" part="org.eclipse.debug.internal.ui.OutlineFolderView" ratio="0.57938886" ratioLeft="967" ratioRight="702" relationship="2" relative="org.eclipse.ui.editorss">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.ui.views.ContentOutline" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.ant.ui.views.AntView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.ui.internal.ViewStack@1b63c34" ratio="0.3700504" ratioLeft="514" ratioRight="875" relationship="2" relative="org.eclipse.ui.editorss">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.cdt.debug.ui.DisassemblyView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.ui.internal.ViewStack@14eb638" ratio="0.6043307" ratioLeft="614" ratioRight="402" relationship="2" relative="org.eclipse.ui.internal.ViewStack@1b63c34">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="org.eclipse.debug.ui.RegisterView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.ui.internal.ViewStack@d2bf0a" ratio="0.4076923" ratioLeft="159" ratioRight="231" relationship="4" relative="org.eclipse.ui.editorss">
|
||||
<folder appearance="2" expanded="2">
|
||||
<page content="rtos.openrtos.viewer.views.QueueTable" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory"/>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.ui.internal.ViewStack@1ae6338" ratio="0.5" ratioLeft="836" ratioRight="836" relationship="2" relative="org.eclipse.debug.internal.ui.NavigatorFolderView">
|
||||
<folder activePageID="org.eclipse.debug.ui.DebugView" appearance="2" expanded="2">
|
||||
<page content="org.eclipse.debug.ui.DebugView" label="Debug"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory">
|
||||
<part id="0"/>
|
||||
</presentation>
|
||||
</folder>
|
||||
</info>
|
||||
<info folder="true" part="org.eclipse.debug.internal.ui.ToolsFolderView" ratio="0.5" ratioLeft="696" ratioRight="696" relationship="2" relative="org.eclipse.ui.internal.ViewStack@1ae6338">
|
||||
<folder activePageID="org.eclipse.debug.ui.BreakpointView" appearance="2" expanded="2">
|
||||
<page content="org.eclipse.debug.ui.VariableView" label="Variables"/>
|
||||
<page content="org.eclipse.debug.ui.BreakpointView" label="Breakpoints"/>
|
||||
<page content="org.eclipse.debug.ui.ExpressionView" label="Expressions"/>
|
||||
<page content="org.eclipse.debug.ui.ModuleView" label="LabelNotFound"/>
|
||||
<page content="org.eclipse.cdt.debug.ui.SignalsView" label="LabelNotFound"/>
|
||||
<presentation id="org.eclipse.ui.presentations.WorkbenchPresentationFactory">
|
||||
<part id="0"/>
|
||||
<part id="1"/>
|
||||
<part id="2"/>
|
||||
</presentation>
|
||||
</folder>
|
||||
</info>
|
||||
</mainWindow>
|
||||
</layout>
|
||||
</perspective>
|
||||
</perspectives>
|
||||
<workingSets/>
|
||||
<navigationHistory>
|
||||
<editors>
|
||||
<editor factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" path="/RTOSDemo/webserver/FEC.c"/>
|
||||
<editor factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" path="/RTOSDemo/main.c"/>
|
||||
<editor factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" path="/RTOSDemo/webserver/uIP_Task.c"/>
|
||||
<editor factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" path="/RTOSDemo/FreeRTOS_Tick_Setup.c"/>
|
||||
<editor factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" path="/RTOSDemo/FreeRTOSConfig.h"/>
|
||||
<editor factoryID="org.eclipse.cdt.ui.ExternalEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF5282_Eclipse\RTOSDemo\MCF5282\MCF5282_INTC.h" project="RTOSDemo"/>
|
||||
</editors>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16315" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16209" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16113" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16299" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16315" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position info="not_deleted" x="3978" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position info="not_deleted" x="3988" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position info="not_deleted" x="4061" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position info="not_deleted" x="4459" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position info="not_deleted" x="4522" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position info="not_deleted" x="4708" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position info="not_deleted" x="4738" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16882" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16935" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17272" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17328" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17330" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17401" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17529" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17648" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17693" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17715" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17774" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17863" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17885" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16882" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="17685" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="main.c" index="1">
|
||||
<position info="not_deleted" x="5731" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="2649" y="13"/>
|
||||
</item>
|
||||
<item historyLabel="uIP_Task.c" index="2">
|
||||
<position/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="14418" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="main.c" index="1">
|
||||
<position info="not_deleted" x="5711" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="14418" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="16209" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="18739" y="15"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position/>
|
||||
</item>
|
||||
<item historyLabel="main.c" index="1">
|
||||
<position info="not_deleted" x="5711" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="18197" y="12"/>
|
||||
</item>
|
||||
<item historyLabel="FreeRTOS_Tick_Setup.c" index="3">
|
||||
<position/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="14828" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FreeRTOSConfig.h" index="4">
|
||||
<position/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="14828" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="14889" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="15218" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="FreeRTOS_Tick_Setup.c" index="3">
|
||||
<position/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="15187" y="13"/>
|
||||
</item>
|
||||
<item historyLabel="MCF5282_INTC.h" index="5">
|
||||
<position info="not_deleted" x="31680" y="15"/>
|
||||
</item>
|
||||
<item historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="15216" y="0"/>
|
||||
</item>
|
||||
<item historyLabel="main.c" index="1">
|
||||
<position info="not_deleted" x="5711" y="0"/>
|
||||
</item>
|
||||
<item active="true" historyLabel="FEC.c" index="0">
|
||||
<position info="not_deleted" x="18375" y="0"/>
|
||||
</item>
|
||||
</navigationHistory>
|
||||
<input factoryID="org.eclipse.ui.internal.model.ResourceFactory" path="/" type="8"/>
|
||||
</page>
|
||||
<workbenchWindowAdvisor/>
|
||||
<actionBarAdvisor/>
|
||||
<trimLayout>
|
||||
<trimArea IMemento.internal.id="128">
|
||||
<trimItem IMemento.internal.id="org.eclipse.ui.internal.WorkbenchWindow.topBar"/>
|
||||
</trimArea>
|
||||
<trimArea IMemento.internal.id="1024">
|
||||
<trimItem IMemento.internal.id="org.eclise.ui.internal.FastViewBar"/>
|
||||
<trimItem IMemento.internal.id="org.eclipse.jface.action.StatusLineManager"/>
|
||||
<trimItem IMemento.internal.id="org.eclipse.ui.internal.progress.ProgressRegion"/>
|
||||
</trimArea>
|
||||
</trimLayout>
|
||||
</window>
|
||||
<mruList>
|
||||
<file factoryID="org.eclipse.cdt.ui.ExternalEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="MCF5282_INTC.h" tooltip="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF5282_Eclipse/RTOSDemo/MCF5282/MCF5282_INTC.h">
|
||||
<persistable path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF5282_Eclipse\RTOSDemo\MCF5282\MCF5282_INTC.h" project="RTOSDemo"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="FreeRTOSConfig.h" tooltip="RTOSDemo/FreeRTOSConfig.h">
|
||||
<persistable path="/RTOSDemo/FreeRTOSConfig.h"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="FreeRTOS_Tick_Setup.c" tooltip="RTOSDemo/FreeRTOS_Tick_Setup.c">
|
||||
<persistable path="/RTOSDemo/FreeRTOS_Tick_Setup.c"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="uIP_Task.c" tooltip="RTOSDemo/webserver/uIP_Task.c">
|
||||
<persistable path="/RTOSDemo/webserver/uIP_Task.c"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="main.c" tooltip="RTOSDemo/main.c">
|
||||
<persistable path="/RTOSDemo/main.c"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.cdt.ui.ExternalEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="MCF5282_FEC.h" tooltip="C:/E/Dev/FreeRTOS/WorkingCopy2/Demo/ColdFire_MCF5282_Eclipse/RTOSDemo/MCF5282/MCF5282_FEC.h">
|
||||
<persistable path="C:\E\Dev\FreeRTOS\WorkingCopy2\Demo\ColdFire_MCF5282_Eclipse\RTOSDemo\MCF5282\MCF5282_FEC.h" project="RTOSDemo"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.cdt.ui.ExternalEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="endian.h" tooltip="C:/Devtools/cygwin/usr/include/endian.h">
|
||||
<persistable path="C:\Devtools\cygwin\usr\include\endian.h" project="RTOSDemo"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="uip.c" tooltip="RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uip.c">
|
||||
<persistable path="/RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uip.c"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="uip-conf.h" tooltip="RTOSDemo/webserver/uip-conf.h">
|
||||
<persistable path="/RTOSDemo/webserver/uip-conf.h"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="uipopt.h" tooltip="RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uipopt.h">
|
||||
<persistable path="/RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uipopt.h"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="uip.h" tooltip="RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uip.h">
|
||||
<persistable path="/RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uip.h"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="uip_arp.h" tooltip="RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uip_arp.h">
|
||||
<persistable path="/RTOSDemo/Demo_Source/ethernet/FreeRTOS-uIP/uip_arp.h"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="FEC.c" tooltip="RTOSDemo/webserver/FEC.c">
|
||||
<persistable path="/RTOSDemo/webserver/FEC.c"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="httpd-cgi.c" tooltip="RTOSDemo/webserver/httpd-cgi.c">
|
||||
<persistable path="/RTOSDemo/webserver/httpd-cgi.c"/>
|
||||
</file>
|
||||
<file factoryID="org.eclipse.ui.part.FileEditorInputFactory" id="org.eclipse.cdt.ui.editor.CEditor" name="lc-switch.h" tooltip="RTOSDemo/Demo_Source/ethernet/uIP/uip-1.0/uip/lc-switch.h">
|
||||
<persistable path="/RTOSDemo/Demo_Source/ethernet/uIP/uip-1.0/uip/lc-switch.h"/>
|
||||
</file>
|
||||
</mruList>
|
||||
</workbench>
|
||||
@ -0,0 +1,72 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<workingSetManager>
|
||||
<workingSet editPageId="org.eclipse.cdt.ui.CElementWorkingSetPage" factoryID="org.eclipse.ui.internal.WorkingSetFactory" label="RTOSDemo" name="RTOSDemo">
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOSConfig.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_Source/croutine.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_Source/include" type="2"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_Source/list.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_Source/portable/GCC/ColdFire_V2" type="2"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_Source/queue.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_Source/tasks.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_Tick_Setup.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/IntQueueTimer.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/IntQueueTimer.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/ParTest" type="2"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/main.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/serial" type="2"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/webserver" type="2"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/AltBlckQ.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/AltBlock.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/AltPollQ.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/AltQTest.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/BlockQ.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/GenQTest.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/IntQueue.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/PollQ.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/QPeek.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/blocktim.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/comtest.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/countsem.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/crflash.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/crhook.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/death.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/dynamic.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/flash.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/flop.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/integer.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/recmutex.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/Minimal/semtest.c" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/AltBlckQ.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/AltBlock.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/AltPollQ.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/AltQTest.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/BlockQ.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/GenQTest.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/IntQueue.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/PollQ.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/QPeek.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/blocktim.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/comtest.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/comtest2.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/countsem.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/crflash.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/crhook.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/death.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/dynamic.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/fileIO.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/flash.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/flop.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/integer.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/mevents.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/partest.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/print.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/recmutex.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/semtest.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/Demo_Source/include/serial.h" type="1"/>
|
||||
<item factoryID="org.eclipse.cdt.ui.PersistableCElementFactory" path="/RTOSDemo/FreeRTOS_uIP" type="2"/>
|
||||
<item factoryID="org.eclipse.ui.internal.model.ResourceFactory" path="/RTOSDemo/Makefile" type="1"/>
|
||||
<item factoryID="org.eclipse.ui.internal.model.ResourceFactory" path="/RTOSDemo/m52235evb-rom-hosted.ld" type="1"/>
|
||||
</workingSet>
|
||||
<workingSet aggregate="true" factoryID="org.eclipse.ui.internal.WorkingSetFactory" label="Window Working Set" name="Aggregate for window 1217933244875"/>
|
||||
<mruList name="RTOSDemo"/>
|
||||
</workingSetManager>
|
||||
@ -0,0 +1 @@
|
||||
org.eclipse.core.runtime=1
|
||||
@ -0,0 +1,218 @@
|
||||
<?xml version="1.0" encoding="UTF-8" standalone="no"?>
|
||||
<?fileVersion 4.0.0?>
|
||||
|
||||
<cproject>
|
||||
<storageModule moduleId="org.eclipse.cdt.core.settings">
|
||||
<cconfiguration id="0.1348192838">
|
||||
<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="0.1348192838" moduleId="org.eclipse.cdt.core.settings" name="Default">
|
||||
<externalSettings/>
|
||||
<extensions>
|
||||
<extension id="org.eclipse.cdt.core.ELF" point="org.eclipse.cdt.core.BinaryParser"/>
|
||||
<extension id="org.eclipse.cdt.core.VCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||
<extension id="org.eclipse.cdt.core.MakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||
<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||
<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||
<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
|
||||
</extensions>
|
||||
</storageModule>
|
||||
<storageModule moduleId="cdtBuildSystem" version="4.0.0">
|
||||
<configuration artifactName="RTOSDemo" buildProperties="" description="" id="0.1348192838" name="Default" parent="org.eclipse.cdt.build.core.prefbase.cfg">
|
||||
<folderInfo id="0.1348192838." name="/" resourcePath="">
|
||||
<toolChain id="org.eclipse.cdt.build.core.prefbase.toolchain.1423010524" name="No ToolChain" resourceTypeBasedDiscovery="false" superClass="org.eclipse.cdt.build.core.prefbase.toolchain">
|
||||
<targetPlatform binaryParser="org.eclipse.cdt.core.ELF" id="org.eclipse.cdt.build.core.prefbase.toolchain.1423010524.128743260" name=""/>
|
||||
<builder command="cs-make" id="org.eclipse.cdt.build.core.settings.default.builder.1429594669" keepEnvironmentInBuildfile="false" managedBuildOn="false" name="Gnu Make Builder" superClass="org.eclipse.cdt.build.core.settings.default.builder"/>
|
||||
<tool id="org.eclipse.cdt.build.core.settings.holder.libs.1997217404" name="holder for library settings" superClass="org.eclipse.cdt.build.core.settings.holder.libs"/>
|
||||
<tool id="org.eclipse.cdt.build.core.settings.holder.1053974197" name="Assembly" superClass="org.eclipse.cdt.build.core.settings.holder">
|
||||
<inputType id="org.eclipse.cdt.build.core.settings.holder.inType.1483927189" languageId="org.eclipse.cdt.core.assembly" languageName="Assembly" sourceContentType="org.eclipse.cdt.core.asmSource" superClass="org.eclipse.cdt.build.core.settings.holder.inType"/>
|
||||
</tool>
|
||||
<tool id="org.eclipse.cdt.build.core.settings.holder.99587291" name="GNU C++" superClass="org.eclipse.cdt.build.core.settings.holder">
|
||||
<inputType id="org.eclipse.cdt.build.core.settings.holder.inType.789637384" languageId="org.eclipse.cdt.core.g++" languageName="GNU C++" sourceContentType="org.eclipse.cdt.core.cxxSource,org.eclipse.cdt.core.cxxHeader" superClass="org.eclipse.cdt.build.core.settings.holder.inType"/>
|
||||
</tool>
|
||||
<tool id="org.eclipse.cdt.build.core.settings.holder.804763436" name="GNU C" superClass="org.eclipse.cdt.build.core.settings.holder">
|
||||
<inputType id="org.eclipse.cdt.build.core.settings.holder.inType.1604293208" languageId="org.eclipse.cdt.core.gcc" languageName="GNU C" sourceContentType="org.eclipse.cdt.core.cSource,org.eclipse.cdt.core.cHeader" superClass="org.eclipse.cdt.build.core.settings.holder.inType"/>
|
||||
</tool>
|
||||
</toolChain>
|
||||
</folderInfo>
|
||||
<sourceEntries>
|
||||
<entry excluding="FreeRTOS_uIP|Demo_Source" flags="VALUE_WORKSPACE_PATH" kind="sourcePath" name=""/>
|
||||
<entry flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name="Demo_Source"/>
|
||||
<entry flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name="FreeRTOS_uIP"/>
|
||||
</sourceEntries>
|
||||
</configuration>
|
||||
</storageModule>
|
||||
|
||||
<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
|
||||
<storageModule moduleId="org.eclipse.cdt.core.language.mapping"/>
|
||||
<storageModule moduleId="org.eclipse.cdt.internal.ui.text.commentOwnerProjectMappings"/>
|
||||
<storageModule moduleId="scannerConfiguration">
|
||||
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="org.eclipse.cdt.make.core.GCCStandardMakePerProjectProfile"/>
|
||||
<profile id="org.eclipse.cdt.make.core.GCCStandardMakePerProjectProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/${specs_file}" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.make.core.GCCStandardMakePerFileProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="makefileGenerator">
|
||||
<runAction arguments="-f ${project_name}_scd.mk" command="make" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCManagedMakePerProjectProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/${specs_file}" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCManagedMakePerProjectProfileCPP">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.cpp" command="g++" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCManagedMakePerProjectProfileC">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.c" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCWinManagedMakePerProjectProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/${specs_file}" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCWinManagedMakePerProjectProfileCPP">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.cpp" command="g++" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCWinManagedMakePerProjectProfileC">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.c" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<scannerConfigBuildInfo instanceId="0.1348192838">
|
||||
<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId="org.eclipse.cdt.make.core.GCCStandardMakePerProjectProfile"/>
|
||||
<profile id="org.eclipse.cdt.make.core.GCCStandardMakePerProjectProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/${specs_file}" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.make.core.GCCStandardMakePerFileProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="makefileGenerator">
|
||||
<runAction arguments="-f ${project_name}_scd.mk" command="make" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCManagedMakePerProjectProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/${specs_file}" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCManagedMakePerProjectProfileCPP">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.cpp" command="g++" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCManagedMakePerProjectProfileC">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.c" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCWinManagedMakePerProjectProfile">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/${specs_file}" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCWinManagedMakePerProjectProfileCPP">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.cpp" command="g++" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
<profile id="org.eclipse.cdt.managedbuilder.core.GCCWinManagedMakePerProjectProfileC">
|
||||
<buildOutputProvider>
|
||||
<openAction enabled="true" filePath=""/>
|
||||
<parser enabled="true"/>
|
||||
</buildOutputProvider>
|
||||
<scannerInfoProvider id="specsFile">
|
||||
<runAction arguments="-E -P -v -dD ${plugin_state_location}/specs.c" command="gcc" useDefault="true"/>
|
||||
<parser enabled="true"/>
|
||||
</scannerInfoProvider>
|
||||
</profile>
|
||||
</scannerConfigBuildInfo>
|
||||
</storageModule>
|
||||
</cconfiguration>
|
||||
</storageModule>
|
||||
<storageModule moduleId="cdtBuildSystem" version="4.0.0">
|
||||
<project id="RTOSDemo.null.38326818" name="RTOSDemo"/>
|
||||
</storageModule>
|
||||
</cproject>
|
||||
@ -0,0 +1,94 @@
|
||||
<?xml version="1.0" encoding="UTF-8"?>
|
||||
<projectDescription>
|
||||
<name>RTOSDemo</name>
|
||||
<comment></comment>
|
||||
<projects>
|
||||
</projects>
|
||||
<buildSpec>
|
||||
<buildCommand>
|
||||
<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
|
||||
<triggers>clean,full,incremental,</triggers>
|
||||
<arguments>
|
||||
<dictionary>
|
||||
<key>?name?</key>
|
||||
<value></value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.append_environment</key>
|
||||
<value>true</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.autoBuildTarget</key>
|
||||
<value>all</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.buildArguments</key>
|
||||
<value></value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.buildCommand</key>
|
||||
<value>cs-make</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.cleanBuildTarget</key>
|
||||
<value>clean</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.contents</key>
|
||||
<value>org.eclipse.cdt.make.core.activeConfigSettings</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.enableAutoBuild</key>
|
||||
<value>false</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.enableCleanBuild</key>
|
||||
<value>true</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.enableFullBuild</key>
|
||||
<value>true</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.fullBuildTarget</key>
|
||||
<value>all</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.stopOnError</key>
|
||||
<value>true</value>
|
||||
</dictionary>
|
||||
<dictionary>
|
||||
<key>org.eclipse.cdt.make.core.useDefaultBuildCmd</key>
|
||||
<value>false</value>
|
||||
</dictionary>
|
||||
</arguments>
|
||||
</buildCommand>
|
||||
<buildCommand>
|
||||
<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
|
||||
<arguments>
|
||||
</arguments>
|
||||
</buildCommand>
|
||||
</buildSpec>
|
||||
<natures>
|
||||
<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
|
||||
<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
|
||||
<nature>org.eclipse.cdt.core.cnature</nature>
|
||||
</natures>
|
||||
<linkedResources>
|
||||
<link>
|
||||
<name>Demo_Source</name>
|
||||
<type>2</type>
|
||||
<locationURI>FREERTOS_ROOT/Demo/Common</locationURI>
|
||||
</link>
|
||||
<link>
|
||||
<name>FreeRTOS_Source</name>
|
||||
<type>2</type>
|
||||
<locationURI>FREERTOS_ROOT/Source</locationURI>
|
||||
</link>
|
||||
<link>
|
||||
<name>FreeRTOS_uIP</name>
|
||||
<type>2</type>
|
||||
<locationURI>FREERTOS_ROOT/Demo/Common/ethernet/FreeRTOS-uIP</locationURI>
|
||||
</link>
|
||||
</linkedResources>
|
||||
</projectDescription>
|
||||
@ -0,0 +1,144 @@
|
||||
/*
|
||||
FreeRTOS.org V5.1.0 - Copyright (C) 2003-2008 Richard Barry.
|
||||
|
||||
This file is part of the FreeRTOS.org distribution.
|
||||
|
||||
FreeRTOS.org is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
the Free Software Foundation; either version 2 of the License, or
|
||||
(at your option) any later version.
|
||||
|
||||
FreeRTOS.org is distributed in the hope that it will be useful,
|
||||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
GNU General Public License for more details.
|
||||
|
||||
You should have received a copy of the GNU General Public License
|
||||
along with FreeRTOS.org; if not, write to the Free Software
|
||||
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||||
|
||||
A special exception to the GPL can be applied should you wish to distribute
|
||||
a combined work that includes FreeRTOS.org, without being obliged to provide
|
||||
the source code for any proprietary components. See the licensing section
|
||||
of http://www.FreeRTOS.org for full details of how and when the exception
|
||||
can be applied.
|
||||
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
* *
|
||||
* SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
|
||||
* and even write all or part of your application on your behalf. *
|
||||
* See http://www.OpenRTOS.com for details of the services we provide to *
|
||||
* expedite your project. *
|
||||
* *
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
|
||||
Please ensure to read the configuration and relevant port sections of the
|
||||
online documentation.
|
||||
|
||||
http://www.FreeRTOS.org - Documentation, latest information, license and
|
||||
contact details.
|
||||
|
||||
http://www.SafeRTOS.com - A version that is certified for use in safety
|
||||
critical systems.
|
||||
|
||||
http://www.OpenRTOS.com - Commercial support, development, porting,
|
||||
licensing and training services.
|
||||
*/
|
||||
|
||||
#ifndef FREERTOS_CONFIG_H
|
||||
#define FREERTOS_CONFIG_H
|
||||
|
||||
#include "MCF52235.h"
|
||||
|
||||
/*-----------------------------------------------------------
|
||||
* Application specific definitions.
|
||||
*
|
||||
* These definitions should be adjusted for your particular hardware and
|
||||
* application requirements.
|
||||
*
|
||||
* THESE PARAMETERS ARE DESCRIBED WITHIN THE 'CONFIGURATION' SECTION OF THE
|
||||
* FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE.
|
||||
*
|
||||
* See http://www.freertos.org/a00110.html.
|
||||
*----------------------------------------------------------*/
|
||||
|
||||
#define configUSE_PREEMPTION 1
|
||||
#define configUSE_IDLE_HOOK 0
|
||||
#define configUSE_TICK_HOOK 0
|
||||
#define configCPU_CLOCK_HZ ( ( unsigned portLONG ) 60000000 )
|
||||
#define configTICK_RATE_HZ ( ( portTickType ) 100 )
|
||||
#define configMINIMAL_STACK_SIZE ( ( unsigned portSHORT ) 90 )
|
||||
#define configTOTAL_HEAP_SIZE ( ( size_t ) ( 15000 ) )
|
||||
#define configMAX_TASK_NAME_LEN ( 12 )
|
||||
#define configUSE_TRACE_FACILITY 1
|
||||
#define configUSE_16_BIT_TICKS 0
|
||||
#define configIDLE_SHOULD_YIELD 0
|
||||
#define configUSE_CO_ROUTINES 0
|
||||
#define configUSE_MUTEXES 1
|
||||
#define configCHECK_FOR_STACK_OVERFLOW 1
|
||||
#define configUSE_RECURSIVE_MUTEXES 1
|
||||
#define configQUEUE_REGISTRY_SIZE 10
|
||||
#define configUSE_COUNTING_SEMAPHORES 0
|
||||
|
||||
#define configMAX_PRIORITIES ( ( unsigned portBASE_TYPE ) 6 )
|
||||
#define configMAX_CO_ROUTINE_PRIORITIES ( 2 )
|
||||
|
||||
/* Set the following definitions to 1 to include the API function, or zero
|
||||
to exclude the API function. */
|
||||
|
||||
#define INCLUDE_vTaskPrioritySet 1
|
||||
#define INCLUDE_uxTaskPriorityGet 1
|
||||
#define INCLUDE_vTaskDelete 1
|
||||
#define INCLUDE_vTaskCleanUpResources 0
|
||||
#define INCLUDE_vTaskSuspend 1
|
||||
#define INCLUDE_vTaskDelayUntil 1
|
||||
#define INCLUDE_vTaskDelay 1
|
||||
#define INCLUDE_uxTaskGetStackHighWaterMark 1
|
||||
|
||||
#define configYIELD_INTERRUPT_VECTOR 16UL
|
||||
#define configKERNEL_INTERRUPT_PRIORITY 1
|
||||
#define configMAX_SYSCALL_INTERRUPT_PRIORITY 4
|
||||
|
||||
void vApplicationSetupInterrupts( void );
|
||||
|
||||
|
||||
/* Ethernet configuration. */
|
||||
#define configMAC_0 0x00
|
||||
#define configMAC_1 0x04
|
||||
#define configMAC_2 0x9F
|
||||
#define configMAC_3 0x00
|
||||
#define configMAC_4 0xAB
|
||||
#define configMAC_5 0x2B
|
||||
|
||||
#define configIP_ADDR0 192
|
||||
#define configIP_ADDR1 168
|
||||
#define configIP_ADDR2 0
|
||||
#define configIP_ADDR3 11
|
||||
|
||||
#define configGW_ADDR0 172
|
||||
#define configGW_ADDR1 25
|
||||
#define configGW_ADDR2 218
|
||||
#define configGW_ADDR3 3
|
||||
|
||||
#define configNET_MASK0 255
|
||||
#define configNET_MASK1 255
|
||||
#define configNET_MASK2 255
|
||||
#define configNET_MASK3 0
|
||||
|
||||
#define configNUM_FEC_TX_BUFFERS 1
|
||||
#define configNUM_FEC_RX_BUFFERS 3
|
||||
#define configFEC_BUFFER_SIZE 1520
|
||||
#define configUSE_PROMISCUOUS_MODE 0
|
||||
#define configETHERNET_INPUT_TASK_STACK_SIZE ( 320 )
|
||||
#define configFEC_INTERRUPT_PRIORITY configMAX_SYSCALL_INTERRUPT_PRIORITY
|
||||
|
||||
#define configPHY_ADDRESS 0
|
||||
|
||||
#if ( configFEC_BUFFER_SIZE & 0x0F ) != 0
|
||||
#error configFEC_BUFFER_SIZE must be a multiple of 16.
|
||||
#endif
|
||||
|
||||
|
||||
#endif /* FREERTOS_CONFIG_H */
|
||||
@ -0,0 +1,135 @@
|
||||
/*
|
||||
FreeRTOS.org V5.1.0 - Copyright (C) 2003-2008 Richard Barry.
|
||||
|
||||
This file is part of the FreeRTOS.org distribution.
|
||||
|
||||
FreeRTOS.org is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
the Free Software Foundation; either version 2 of the License, or
|
||||
(at your option) any later version.
|
||||
|
||||
FreeRTOS.org is distributed in the hope that it will be useful,
|
||||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
GNU General Public License for more details.
|
||||
|
||||
You should have received a copy of the GNU General Public License
|
||||
along with FreeRTOS.org; if not, write to the Free Software
|
||||
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||||
|
||||
A special exception to the GPL can be applied should you wish to distribute
|
||||
a combined work that includes FreeRTOS.org, without being obliged to provide
|
||||
the source code for any proprietary components. See the licensing section
|
||||
of http://www.FreeRTOS.org for full details of how and when the exception
|
||||
can be applied.
|
||||
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
* *
|
||||
* SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
|
||||
* and even write all or part of your application on your behalf. *
|
||||
* See http://www.OpenRTOS.com for details of the services we provide to *
|
||||
* expedite your project. *
|
||||
* *
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
|
||||
Please ensure to read the configuration and relevant port sections of the
|
||||
online documentation.
|
||||
|
||||
http://www.FreeRTOS.org - Documentation, latest information, license and
|
||||
contact details.
|
||||
|
||||
http://www.SafeRTOS.com - A version that is certified for use in safety
|
||||
critical systems.
|
||||
|
||||
http://www.OpenRTOS.com - Commercial support, development, porting,
|
||||
licensing and training services.
|
||||
*/
|
||||
|
||||
#include "FreeRTOS.h"
|
||||
#include "task.h"
|
||||
|
||||
/* Constants used to configure the interrupts. */
|
||||
#define portPRESCALE_VALUE 64
|
||||
#define portPRESCALE_REG_SETTING ( 5 << 8 )
|
||||
#define portPIT_INTERRUPT_ENABLED ( 0x08 )
|
||||
#define configPIT0_INTERRUPT_VECTOR ( 55 )
|
||||
|
||||
/*
|
||||
* FreeRTOS.org requires two interrupts - a tick interrupt generated from a
|
||||
* timer source, and a spare interrupt vector used for context switching.
|
||||
* The configuration below uses PIT0 for the former, and vector 16 for the
|
||||
* latter. **IF YOUR APPLICATION HAS BOTH OF THESE INTERRUPTS FREE THEN YOU DO
|
||||
* NOT NEED TO CHANGE ANY OF THIS CODE** - otherwise instructions are provided
|
||||
* here for using alternative interrupt sources.
|
||||
*
|
||||
* To change the tick interrupt source:
|
||||
*
|
||||
* 1) Modify vApplicationSetupInterrupts() below to be correct for whichever
|
||||
* peripheral is to be used to generate the tick interrupt.
|
||||
*
|
||||
* 2) Change the name of the function __cs3_isr_interrupt_119() defined within
|
||||
* this file to be correct for the interrupt vector used by the timer peripheral.
|
||||
* The name of the function should contain the vector number, so by default vector
|
||||
* number 119 is being used.
|
||||
*
|
||||
* 3) Make sure the tick interrupt is cleared within the interrupt handler function.
|
||||
* Currently __cs3_isr_interrupt_119() clears the PIT0 interrupt.
|
||||
*
|
||||
* To change the spare interrupt source:
|
||||
*
|
||||
* 1) Modify vApplicationSetupInterrupts() below to be correct for whichever
|
||||
* interrupt vector is to be used. Make sure you use a spare interrupt on interrupt
|
||||
* controller 0, otherwise the register used to request context switches will also
|
||||
* require modification. By default vector 16 is used which is free on most MCF52xxx
|
||||
* devices.
|
||||
*
|
||||
* 2) Change the definition of configYIELD_INTERRUPT_VECTOR within FreeRTOSConfig.h
|
||||
* to be correct for your chosen interrupt vector.
|
||||
*
|
||||
* 3) Change the name of the function __cs3_isr_interrupt_80() within portasm.S
|
||||
* to be correct for whichever vector number is being used. By default interrupt
|
||||
* controller 0 vector number 16 is used, which corresponds to vector number 80.
|
||||
*/
|
||||
void vApplicationSetupInterrupts( void )
|
||||
{
|
||||
const unsigned portSHORT usCompareMatchValue = ( ( configCPU_CLOCK_HZ / portPRESCALE_VALUE ) / configTICK_RATE_HZ );
|
||||
|
||||
/* Configure interrupt priority and level and unmask interrupt for PIT0. */
|
||||
MCF_INTC0_ICR55 = ( 1 | ( configKERNEL_INTERRUPT_PRIORITY << 3 ) );
|
||||
MCF_INTC0_IMRH &= ~( MCF_INTC_IMRH_INT_MASK55 );
|
||||
|
||||
/* Do the same for vector 16 (interrupt controller 0). I don't think the
|
||||
write to MCF_INTC0_IMRH is actually required here but is included for
|
||||
completeness. */
|
||||
MCF_INTC0_ICR16 = ( 0 | ( configKERNEL_INTERRUPT_PRIORITY << 3 ) );
|
||||
MCF_INTC0_IMRH &= ~( MCF_INTC_IPRL_INT16 );
|
||||
|
||||
/* Configure PIT0 to generate the RTOS tick. */
|
||||
MCF_PIT0_PCSR |= MCF_PIT_PCSR_PIF;
|
||||
MCF_PIT0_PCSR = ( portPRESCALE_REG_SETTING | MCF_PIT_PCSR_PIE | MCF_PIT_PCSR_RLD | MCF_PIT_PCSR_EN );
|
||||
MCF_PIT0_PMR = usCompareMatchValue;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
void __attribute__ ((interrupt)) __cs3_isr_interrupt_119( void )
|
||||
{
|
||||
unsigned portLONG ulSavedInterruptMask;
|
||||
|
||||
/* Clear the PIT0 interrupt. */
|
||||
MCF_PIT0_PCSR |= MCF_PIT_PCSR_PIF;
|
||||
|
||||
/* Increment the RTOS tick. */
|
||||
ulSavedInterruptMask = portSET_INTERRUPT_MASK_FROM_ISR();
|
||||
vTaskIncrementTick();
|
||||
portCLEAR_INTERRUPT_MASK_FROM_ISR( ulSavedInterruptMask );
|
||||
|
||||
/* If we are using the pre-emptive scheduler then also request a
|
||||
context switch as incrementing the tick could have unblocked a task. */
|
||||
#if configUSE_PREEMPTION == 1
|
||||
{
|
||||
taskYIELD();
|
||||
}
|
||||
#endif
|
||||
}
|
||||
@ -0,0 +1,91 @@
|
||||
/*
|
||||
FreeRTOS.org V5.1.0 - Copyright (C) 2003-2008 Richard Barry.
|
||||
|
||||
This file is part of the FreeRTOS.org distribution.
|
||||
|
||||
FreeRTOS.org is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
the Free Software Foundation; either version 2 of the License, or
|
||||
(at your option) any later version.
|
||||
|
||||
FreeRTOS.org is distributed in the hope that it will be useful,
|
||||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
GNU General Public License for more details.
|
||||
|
||||
You should have received a copy of the GNU General Public License
|
||||
along with FreeRTOS.org; if not, write to the Free Software
|
||||
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||||
|
||||
A special exception to the GPL can be applied should you wish to distribute
|
||||
a combined work that includes FreeRTOS.org, without being obliged to provide
|
||||
the source code for any proprietary components. See the licensing section
|
||||
of http://www.FreeRTOS.org for full details of how and when the exception
|
||||
can be applied.
|
||||
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
* *
|
||||
* SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
|
||||
* and even write all or part of your application on your behalf. *
|
||||
* See http://www.OpenRTOS.com for details of the services we provide to *
|
||||
* expedite your project. *
|
||||
* *
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
|
||||
Please ensure to read the configuration and relevant port sections of the
|
||||
online documentation.
|
||||
|
||||
http://www.FreeRTOS.org - Documentation, latest information, license and
|
||||
contact details.
|
||||
|
||||
http://www.SafeRTOS.com - A version that is certified for use in safety
|
||||
critical systems.
|
||||
|
||||
http://www.OpenRTOS.com - Commercial support, development, porting,
|
||||
licensing and training services.
|
||||
*/
|
||||
|
||||
#include "FreeRTOS.h"
|
||||
#include "IntQueueTimer.h"
|
||||
#include "IntQueue.h"
|
||||
|
||||
#define timerINTERRUPT1_FREQUENCY ( 2000UL )
|
||||
#define timerINTERRUPT2_FREQUENCY ( 2001UL )
|
||||
#define timerPRESCALE_VALUE ( 2 )
|
||||
|
||||
void vInitialiseTimerForIntQueueTest( void )
|
||||
{
|
||||
const unsigned portSHORT usCompareMatchValue1 = ( unsigned portSHORT ) ( ( configCPU_CLOCK_HZ / timerPRESCALE_VALUE ) / timerINTERRUPT1_FREQUENCY );
|
||||
const unsigned portSHORT usCompareMatchValue2 = ( unsigned portSHORT ) ( ( configCPU_CLOCK_HZ / timerPRESCALE_VALUE ) / timerINTERRUPT2_FREQUENCY );
|
||||
|
||||
/* Configure interrupt priority and level and unmask interrupt. */
|
||||
MCF_INTC0_ICR56 = ( ( configMAX_SYSCALL_INTERRUPT_PRIORITY - 1 ) << 3 );
|
||||
MCF_INTC0_IMRH &= ~( MCF_INTC_IMRH_INT_MASK56 );
|
||||
|
||||
MCF_PIT1_PCSR |= MCF_PIT_PCSR_PIF;
|
||||
MCF_PIT1_PCSR = ( MCF_PIT_PCSR_PIE | MCF_PIT_PCSR_RLD | MCF_PIT_PCSR_EN );
|
||||
MCF_PIT1_PMR = usCompareMatchValue1;
|
||||
|
||||
MCF_INTC0_ICR57 = ( configMAX_SYSCALL_INTERRUPT_PRIORITY << 3 );
|
||||
MCF_INTC0_IMRH &= ~( MCF_INTC_IMRH_INT_MASK57 );
|
||||
|
||||
// MCF_PIT2_PCSR |= MCF_PIT_PCSR_PIF;
|
||||
// MCF_PIT2_PCSR = ( MCF_PIT_PCSR_PIE | MCF_PIT_PCSR_RLD | MCF_PIT_PCSR_EN );
|
||||
// MCF_PIT2_PMR = usCompareMatchValue2;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
void __attribute__ ((interrupt)) __cs3_isr_interrupt_120( void )
|
||||
{
|
||||
MCF_PIT1_PCSR |= MCF_PIT_PCSR_PIF;
|
||||
portEND_SWITCHING_ISR( xFirstTimerHandler() );
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
void __attribute__ ((interrupt)) __cs3_isr_interrupt_121( void )
|
||||
{
|
||||
//_RB_ MCF_PIT2_PCSR |= MCF_PIT_PCSR_PIF;
|
||||
portEND_SWITCHING_ISR( xSecondTimerHandler() );
|
||||
}
|
||||
@ -0,0 +1,58 @@
|
||||
/*
|
||||
FreeRTOS.org V5.1.0 - Copyright (C) 2003-2008 Richard Barry.
|
||||
|
||||
This file is part of the FreeRTOS.org distribution.
|
||||
|
||||
FreeRTOS.org is free software; you can redistribute it and/or modify
|
||||
it under the terms of the GNU General Public License as published by
|
||||
the Free Software Foundation; either version 2 of the License, or
|
||||
(at your option) any later version.
|
||||
|
||||
FreeRTOS.org is distributed in the hope that it will be useful,
|
||||
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
GNU General Public License for more details.
|
||||
|
||||
You should have received a copy of the GNU General Public License
|
||||
along with FreeRTOS.org; if not, write to the Free Software
|
||||
Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||||
|
||||
A special exception to the GPL can be applied should you wish to distribute
|
||||
a combined work that includes FreeRTOS.org, without being obliged to provide
|
||||
the source code for any proprietary components. See the licensing section
|
||||
of http://www.FreeRTOS.org for full details of how and when the exception
|
||||
can be applied.
|
||||
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
* *
|
||||
* SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
|
||||
* and even write all or part of your application on your behalf. *
|
||||
* See http://www.OpenRTOS.com for details of the services we provide to *
|
||||
* expedite your project. *
|
||||
* *
|
||||
***************************************************************************
|
||||
***************************************************************************
|
||||
|
||||
Please ensure to read the configuration and relevant port sections of the
|
||||
online documentation.
|
||||
|
||||
http://www.FreeRTOS.org - Documentation, latest information, license and
|
||||
contact details.
|
||||
|
||||
http://www.SafeRTOS.com - A version that is certified for use in safety
|
||||
critical systems.
|
||||
|
||||
http://www.OpenRTOS.com - Commercial support, development, porting,
|
||||
licensing and training services.
|
||||
*/
|
||||
|
||||
#ifndef INT_QUEUE_TIMER_H
|
||||
#define INT_QUEUE_TIMER_H
|
||||
|
||||
void vInitialiseTimerForIntQueueTest( void );
|
||||
portBASE_TYPE xTimer0Handler( void );
|
||||
portBASE_TYPE xTimer1Handler( void );
|
||||
|
||||
#endif
|
||||
|
||||
@ -0,0 +1,888 @@
|
||||
/*
|
||||
* Copyright (c) 2001-2004 Swedish Institute of Computer Science.
|
||||
* All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without modification,
|
||||
* are permitted provided that the following conditions are met:
|
||||
*
|
||||
* 1. Redistributions of source code must retain the above copyright notice,
|
||||
* this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
||||
* this list of conditions and the following disclaimer in the documentation
|
||||
* and/or other materials provided with the distribution.
|
||||
* 3. The name of the author may not be used to endorse or promote products
|
||||
* derived from this software without specific prior written permission.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR IMPLIED
|
||||
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
||||
* MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT
|
||||
* SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
|
||||
* EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT
|
||||
* OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
|
||||
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
|
||||
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING
|
||||
* IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
|
||||
* OF SUCH DAMAGE.
|
||||
*
|
||||
* This file is part of the lwIP TCP/IP stack.
|
||||
*
|
||||
* Author: Adam Dunkels <adam@sics.se>
|
||||
*
|
||||
*/
|
||||
|
||||
/* Standard library includes. */
|
||||
#include <stdio.h>
|
||||
#include <string.h>
|
||||
|
||||
/* FreeRTOS includes. */
|
||||
#include "FreeRTOS.h"
|
||||
#include "task.h"
|
||||
|
||||
xTaskHandle xEthIntTask;
|
||||
|
||||
/* lwIP includes. */
|
||||
#include "lwip/def.h"
|
||||
#include "lwip/mem.h"
|
||||
#include "lwip/pbuf.h"
|
||||
#include "lwip/sys.h"
|
||||
#include "lwip/stats.h"
|
||||
#include "lwip/snmp.h"
|
||||
#include "netif/etharp.h"
|
||||
|
||||
/* Hardware includes. */
|
||||
#include "fec.h"
|
||||
|
||||
/* Delay to wait for a DMA buffer to become available if one is not already
|
||||
available. */
|
||||
#define netifBUFFER_WAIT_ATTEMPTS 10
|
||||
#define netifBUFFER_WAIT_DELAY (10 / portTICK_RATE_MS)
|
||||
|
||||
/* Delay between polling the PHY to see if a link has been established. */
|
||||
#define netifLINK_DELAY ( 500 / portTICK_RATE_MS )
|
||||
|
||||
/* Delay between looking for incoming packets. In ideal world this would be
|
||||
infinite. */
|
||||
#define netifBLOCK_TIME_WAITING_FOR_INPUT netifLINK_DELAY
|
||||
|
||||
/* Name for the netif. */
|
||||
#define IFNAME0 'e'
|
||||
#define IFNAME1 'n'
|
||||
|
||||
/* Hardware specific. */
|
||||
#define netifFIRST_FEC_VECTOR 23
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/* The DMA descriptors. This is a char array to allow us to align it correctly. */
|
||||
static unsigned portCHAR xFECTxDescriptors_unaligned[ ( configNUM_FEC_TX_BUFFERS * sizeof( FECBD ) ) + 16 ];
|
||||
static unsigned portCHAR xFECRxDescriptors_unaligned[ ( configNUM_FEC_RX_BUFFERS * sizeof( FECBD ) ) + 16 ];
|
||||
static FECBD *xFECTxDescriptors;
|
||||
static FECBD *xFECRxDescriptors;
|
||||
|
||||
/* The DMA buffers. These are char arrays to allow them to be alligned correctly. */
|
||||
static unsigned portCHAR ucFECTxBuffers[ ( configNUM_FEC_TX_BUFFERS * configFEC_BUFFER_SIZE ) + 16 ];
|
||||
static unsigned portCHAR ucFECRxBuffers[ ( configNUM_FEC_RX_BUFFERS * configFEC_BUFFER_SIZE ) + 16 ];
|
||||
static unsigned portBASE_TYPE uxNextRxBuffer = 0, uxNextTxBuffer = 0;
|
||||
|
||||
/* Semaphore used by the FEC interrupt handler to wake the handler task. */
|
||||
static xSemaphoreHandle xFecSemaphore;
|
||||
|
||||
#pragma options align= packed
|
||||
struct ethernetif
|
||||
{
|
||||
struct eth_addr *ethaddr;
|
||||
/* Add whatever per-interface state that is needed here. */
|
||||
};
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/* Standard lwIP netif handlers. */
|
||||
static void prvInitialiseFECBuffers( void );
|
||||
static void low_level_init( struct netif *netif );
|
||||
static err_t low_level_output(struct netif *netif, struct pbuf *p);
|
||||
static struct pbuf *low_level_input(struct netif *netif);
|
||||
static void ethernetif_input( void *pParams );
|
||||
|
||||
/* Functions adapted from Freescale provided code. */
|
||||
static int fec_mii_write( int phy_addr, int reg_addr, int data );
|
||||
static int fec_mii_read( int phy_addr, int reg_addr, uint16* data );
|
||||
static uint8 fec_hash_address( const uint8* addr );
|
||||
static void fec_set_address( const uint8 *pa );
|
||||
static void fec_irq_enable( void );
|
||||
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
/********************************************************************/
|
||||
/*
|
||||
* Write a value to a PHY's MII register.
|
||||
*
|
||||
* Parameters:
|
||||
* ch FEC channel
|
||||
* phy_addr Address of the PHY.
|
||||
* reg_addr Address of the register in the PHY.
|
||||
* data Data to be written to the PHY register.
|
||||
*
|
||||
* Return Values:
|
||||
* 0 on failure
|
||||
* 1 on success.
|
||||
*
|
||||
* Please refer to your PHY manual for registers and their meanings.
|
||||
* mii_write() polls for the FEC's MII interrupt event and clears it.
|
||||
* If after a suitable amount of time the event isn't triggered, a
|
||||
* value of 0 is returned.
|
||||
*/
|
||||
static int fec_mii_write( int phy_addr, int reg_addr, int data )
|
||||
{
|
||||
int timeout;
|
||||
uint32 eimr;
|
||||
|
||||
/* Clear the MII interrupt bit */
|
||||
MCF_FEC_EIR = MCF_FEC_EIR_MII;
|
||||
|
||||
/* Mask the MII interrupt */
|
||||
eimr = MCF_FEC_EIMR;
|
||||
MCF_FEC_EIMR &= ~MCF_FEC_EIMR_MII;
|
||||
|
||||
/* Write to the MII Management Frame Register to kick-off the MII write */
|
||||
MCF_FEC_MMFR = MCF_FEC_MMFR_ST_01 | MCF_FEC_MMFR_OP_WRITE | MCF_FEC_MMFR_PA(phy_addr) | MCF_FEC_MMFR_RA(reg_addr) | MCF_FEC_MMFR_TA_10 | MCF_FEC_MMFR_DATA( data );
|
||||
|
||||
/* Poll for the MII interrupt (interrupt should be masked) */
|
||||
for (timeout = 0; timeout < MII_TIMEOUT; timeout++)
|
||||
{
|
||||
if (MCF_FEC_EIR & MCF_FEC_EIR_MII)
|
||||
{
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
if( timeout == MII_TIMEOUT )
|
||||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* Clear the MII interrupt bit */
|
||||
MCF_FEC_EIR = MCF_FEC_EIR_MII;
|
||||
|
||||
/* Restore the EIMR */
|
||||
MCF_FEC_EIMR = eimr;
|
||||
|
||||
return 1;
|
||||
}
|
||||
|
||||
/********************************************************************/
|
||||
/*
|
||||
* Read a value from a PHY's MII register.
|
||||
*
|
||||
* Parameters:
|
||||
* ch FEC channel
|
||||
* phy_addr Address of the PHY.
|
||||
* reg_addr Address of the register in the PHY.
|
||||
* data Pointer to storage for the Data to be read
|
||||
* from the PHY register (passed by reference)
|
||||
*
|
||||
* Return Values:
|
||||
* 0 on failure
|
||||
* 1 on success.
|
||||
*
|
||||
* Please refer to your PHY manual for registers and their meanings.
|
||||
* mii_read() polls for the FEC's MII interrupt event and clears it.
|
||||
* If after a suitable amount of time the event isn't triggered, a
|
||||
* value of 0 is returned.
|
||||
*/
|
||||
static int fec_mii_read( int phy_addr, int reg_addr, uint16* data )
|
||||
{
|
||||
int timeout;
|
||||
uint32 eimr;
|
||||
|
||||
/* Clear the MII interrupt bit */
|
||||
MCF_FEC_EIR = MCF_FEC_EIR_MII;
|
||||
|
||||
/* Mask the MII interrupt */
|
||||
eimr = MCF_FEC_EIMR;
|
||||
MCF_FEC_EIMR &= ~MCF_FEC_EIMR_MII;
|
||||
|
||||
/* Write to the MII Management Frame Register to kick-off the MII read */
|
||||
MCF_FEC_MMFR = MCF_FEC_MMFR_ST_01 | MCF_FEC_MMFR_OP_READ | MCF_FEC_MMFR_PA(phy_addr) | MCF_FEC_MMFR_RA(reg_addr) | MCF_FEC_MMFR_TA_10;
|
||||
|
||||
/* Poll for the MII interrupt (interrupt should be masked) */
|
||||
for (timeout = 0; timeout < MII_TIMEOUT; timeout++)
|
||||
{
|
||||
if (MCF_FEC_EIR & MCF_FEC_EIR_MII)
|
||||
{
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
if(timeout == MII_TIMEOUT)
|
||||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* Clear the MII interrupt bit */
|
||||
MCF_FEC_EIR = MCF_FEC_EIR_MII;
|
||||
|
||||
/* Restore the EIMR */
|
||||
MCF_FEC_EIMR = eimr;
|
||||
|
||||
*data = (uint16)(MCF_FEC_MMFR & 0x0000FFFF);
|
||||
|
||||
return 1;
|
||||
}
|
||||
|
||||
|
||||
/********************************************************************/
|
||||
/*
|
||||
* Generate the hash table settings for the given address
|
||||
*
|
||||
* Parameters:
|
||||
* addr 48-bit (6 byte) Address to generate the hash for
|
||||
*
|
||||
* Return Value:
|
||||
* The 6 most significant bits of the 32-bit CRC result
|
||||
*/
|
||||
static uint8 fec_hash_address( const uint8* addr )
|
||||
{
|
||||
uint32 crc;
|
||||
uint8 byte;
|
||||
int i, j;
|
||||
|
||||
crc = 0xFFFFFFFF;
|
||||
for(i=0; i<6; ++i)
|
||||
{
|
||||
byte = addr[i];
|
||||
for(j=0; j<8; ++j)
|
||||
{
|
||||
if((byte & 0x01)^(crc & 0x01))
|
||||
{
|
||||
crc >>= 1;
|
||||
crc = crc ^ 0xEDB88320;
|
||||
}
|
||||
else
|
||||
{
|
||||
crc >>= 1;
|
||||
}
|
||||
|
||||
byte >>= 1;
|
||||
}
|
||||
}
|
||||
|
||||
return (uint8)(crc >> 26);
|
||||
}
|
||||
|
||||
/********************************************************************/
|
||||
/*
|
||||
* Set the Physical (Hardware) Address and the Individual Address
|
||||
* Hash in the selected FEC
|
||||
*
|
||||
* Parameters:
|
||||
* ch FEC channel
|
||||
* pa Physical (Hardware) Address for the selected FEC
|
||||
*/
|
||||
static void fec_set_address( const uint8 *pa )
|
||||
{
|
||||
uint8 crc;
|
||||
|
||||
/*
|
||||
* Set the Physical Address
|
||||
*/
|
||||
MCF_FEC_PALR = (uint32)((pa[0]<<24) | (pa[1]<<16) | (pa[2]<<8) | pa[3]);
|
||||
MCF_FEC_PAUR = (uint32)((pa[4]<<24) | (pa[5]<<16));
|
||||
|
||||
/*
|
||||
* Calculate and set the hash for given Physical Address
|
||||
* in the Individual Address Hash registers
|
||||
*/
|
||||
crc = fec_hash_address(pa);
|
||||
if(crc >= 32)
|
||||
{
|
||||
MCF_FEC_IAUR |= (uint32)(1 << (crc - 32));
|
||||
}
|
||||
else
|
||||
{
|
||||
MCF_FEC_IALR |= (uint32)(1 << crc);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
/********************************************************************/
|
||||
/*
|
||||
* Enable interrupts on the selected FEC
|
||||
*
|
||||
*/
|
||||
static void fec_irq_enable( void )
|
||||
{
|
||||
int fec_vbase;
|
||||
|
||||
#if INTC_LVL_FEC > configMAX_SYSCALL_INTERRUPT_PRIORITY
|
||||
#error INTC_LVL_FEC must be less than or equal to configMAX_SYSCALL_INTERRUPT_PRIORITY
|
||||
#endif
|
||||
|
||||
fec_vbase = 64 + netifFIRST_FEC_VECTOR;
|
||||
|
||||
/* Enable FEC interrupts to the ColdFire core
|
||||
* Setup each ICR with a unique interrupt level combination */
|
||||
fec_vbase -= 64;
|
||||
|
||||
/* FEC Rx Frame */
|
||||
MCF_INTC0_ICR(fec_vbase+4) = MCF_INTC_ICR_IL(INTC_LVL_FEC);
|
||||
|
||||
/* FEC Rx Buffer */
|
||||
MCF_INTC0_ICR(fec_vbase+5) = MCF_INTC_ICR_IL(INTC_LVL_FEC);
|
||||
|
||||
/* FEC FIFO Underrun */
|
||||
MCF_INTC0_ICR(fec_vbase+2) = MCF_INTC_ICR_IL(INTC_LVL_FEC+1);
|
||||
|
||||
/* FEC Collision Retry Limit */
|
||||
MCF_INTC0_ICR(fec_vbase+3) = MCF_INTC_ICR_IL(INTC_LVL_FEC+1);
|
||||
|
||||
/* FEC Late Collision */
|
||||
MCF_INTC0_ICR(fec_vbase+7) = MCF_INTC_ICR_IL(INTC_LVL_FEC+1);
|
||||
|
||||
/* FEC Heartbeat Error */
|
||||
MCF_INTC0_ICR(fec_vbase+8) = MCF_INTC_ICR_IL(INTC_LVL_FEC+1);
|
||||
|
||||
/* FEC Bus Error */
|
||||
MCF_INTC0_ICR(fec_vbase+10) = MCF_INTC_ICR_IL(INTC_LVL_FEC+1);
|
||||
|
||||
/* FEC Babbling Transmit */
|
||||
MCF_INTC0_ICR(fec_vbase+11) = MCF_INTC_ICR_IL(INTC_LVL_FEC+1);
|
||||
|
||||
/* FEC Babbling Receive */
|
||||
MCF_INTC0_ICR(fec_vbase+12) = MCF_INTC_ICR_IL(INTC_LVL_FEC+1);
|
||||
|
||||
/* Enable the FEC interrupts in the mask register */
|
||||
MCF_INTC0_IMRH &= ~( MCF_INTC_IMRH_INT_MASK33 | MCF_INTC_IMRH_INT_MASK34 | MCF_INTC_IMRH_INT_MASK35 );
|
||||
MCF_INTC0_IMRL &= ~( MCF_INTC_IMRL_INT_MASK25 | MCF_INTC_IMRL_INT_MASK26 | MCF_INTC_IMRL_INT_MASK27 | MCF_INTC_IMRL_INT_MASK28 | MCF_INTC_IMRL_INT_MASK29 | MCF_INTC_IMRL_INT_MASK30 | MCF_INTC_IMRL_INT_MASK31 | MCF_INTC_IMRL_MASKALL );
|
||||
|
||||
/* Clear any pending FEC interrupt events */
|
||||
MCF_FEC_EIR = MCF_FEC_EIR_CLEAR_ALL;
|
||||
|
||||
/* Unmask all FEC interrupts */
|
||||
MCF_FEC_EIMR = MCF_FEC_EIMR_UNMASK_ALL;
|
||||
}
|
||||
|
||||
/**
|
||||
* In this function, the hardware should be initialized.
|
||||
* Called from ethernetif_init().
|
||||
*
|
||||
* @param netif the already initialized lwip network interface structure
|
||||
* for this ethernetif
|
||||
*/
|
||||
static void low_level_init( struct netif *netif )
|
||||
{
|
||||
unsigned portSHORT usData;
|
||||
const unsigned portCHAR ucMACAddress[6] =
|
||||
{
|
||||
configMAC_0, configMAC_1,configMAC_2,configMAC_3,configMAC_4,configMAC_5
|
||||
};
|
||||
|
||||
prvInitialiseFECBuffers();
|
||||
vSemaphoreCreateBinary( xFecSemaphore );
|
||||
|
||||
for( usData = 0; usData < 6; usData++ )
|
||||
{
|
||||
netif->hwaddr[ usData ] = ucMACAddress[ usData ];
|
||||
}
|
||||
|
||||
/* Set the Reset bit and clear the Enable bit */
|
||||
MCF_FEC_ECR = MCF_FEC_ECR_RESET;
|
||||
|
||||
/* Wait at least 8 clock cycles */
|
||||
for( usData = 0; usData < 10; usData++ )
|
||||
{
|
||||
asm( "NOP" );
|
||||
}
|
||||
|
||||
/* Set MII speed to 2.5MHz. */
|
||||
MCF_FEC_MSCR = MCF_FEC_MSCR_MII_SPEED( ( ( configCPU_CLOCK_HZ / 1000000 ) / 5 ) + 1 );
|
||||
|
||||
/*
|
||||
* Make sure the external interface signals are enabled
|
||||
*/
|
||||
MCF_GPIO_PNQPAR = MCF_GPIO_PNQPAR_IRQ3_FEC_MDIO | MCF_GPIO_PNQPAR_IRQ5_FEC_MDC;
|
||||
|
||||
|
||||
MCF_GPIO_PTIPAR = MCF_GPIO_PTIPAR_FEC_COL_FEC_COL
|
||||
| MCF_GPIO_PTIPAR_FEC_CRS_FEC_CRS
|
||||
| MCF_GPIO_PTIPAR_FEC_RXCLK_FEC_RXCLK
|
||||
| MCF_GPIO_PTIPAR_FEC_RXD0_FEC_RXD0
|
||||
| MCF_GPIO_PTIPAR_FEC_RXD1_FEC_RXD1
|
||||
| MCF_GPIO_PTIPAR_FEC_RXD2_FEC_RXD2
|
||||
| MCF_GPIO_PTIPAR_FEC_RXD3_FEC_RXD3
|
||||
| MCF_GPIO_PTIPAR_FEC_RXDV_FEC_RXDV;
|
||||
|
||||
MCF_GPIO_PTJPAR = MCF_GPIO_PTJPAR_FEC_RXER_FEC_RXER
|
||||
| MCF_GPIO_PTJPAR_FEC_TXCLK_FEC_TXCLK
|
||||
| MCF_GPIO_PTJPAR_FEC_TXD0_FEC_TXD0
|
||||
| MCF_GPIO_PTJPAR_FEC_TXD1_FEC_TXD1
|
||||
| MCF_GPIO_PTJPAR_FEC_TXD2_FEC_TXD2
|
||||
| MCF_GPIO_PTJPAR_FEC_TXD3_FEC_TXD3
|
||||
| MCF_GPIO_PTJPAR_FEC_TXEN_FEC_TXEN
|
||||
| MCF_GPIO_PTJPAR_FEC_TXER_FEC_TXER;
|
||||
|
||||
|
||||
/* Can we talk to the PHY? */
|
||||
do
|
||||
{
|
||||
vTaskDelay( netifLINK_DELAY );
|
||||
usData = 0;
|
||||
fec_mii_read( configPHY_ADDRESS, PHY_PHYIDR1, &usData );
|
||||
|
||||
} while( ( usData == 0xffff ) || ( usData == 0 ) );
|
||||
|
||||
/* Start auto negotiate. */
|
||||
fec_mii_write( configPHY_ADDRESS, PHY_BMCR, ( PHY_BMCR_AN_RESTART | PHY_BMCR_AN_ENABLE ) );
|
||||
|
||||
/* Wait for auto negotiate to complete. */
|
||||
do
|
||||
{
|
||||
vTaskDelay( netifLINK_DELAY );
|
||||
fec_mii_read( configPHY_ADDRESS, PHY_BMSR, &usData );
|
||||
|
||||
} while( !( usData & PHY_BMSR_AN_COMPLETE ) );
|
||||
|
||||
/* When we get here we have a link - find out what has been negotiated. */
|
||||
fec_mii_read( configPHY_ADDRESS, PHY_ANLPAR, &usData );
|
||||
|
||||
if( ( usData & PHY_ANLPAR_100BTX_FDX ) || ( usData & PHY_ANLPAR_100BTX ) )
|
||||
{
|
||||
/* Speed is 100. */
|
||||
}
|
||||
else
|
||||
{
|
||||
/* Speed is 10. */
|
||||
}
|
||||
|
||||
if( ( usData & PHY_ANLPAR_100BTX_FDX ) || ( usData & PHY_ANLPAR_10BTX_FDX ) )
|
||||
{
|
||||
/* Full duplex. */
|
||||
MCF_FEC_RCR &= (uint32)~MCF_FEC_RCR_DRT;
|
||||
MCF_FEC_TCR |= MCF_FEC_TCR_FDEN;
|
||||
}
|
||||
else
|
||||
{
|
||||
MCF_FEC_RCR |= MCF_FEC_RCR_DRT;
|
||||
MCF_FEC_TCR &= (uint32)~MCF_FEC_TCR_FDEN;
|
||||
}
|
||||
|
||||
/* Clear the Individual and Group Address Hash registers */
|
||||
MCF_FEC_IALR = 0;
|
||||
MCF_FEC_IAUR = 0;
|
||||
MCF_FEC_GALR = 0;
|
||||
MCF_FEC_GAUR = 0;
|
||||
|
||||
/* Set the Physical Address for the selected FEC */
|
||||
fec_set_address( ucMACAddress );
|
||||
|
||||
/* Set Rx Buffer Size */
|
||||
MCF_FEC_EMRBR = (uint16)configFEC_BUFFER_SIZE;
|
||||
|
||||
/* Point to the start of the circular Rx buffer descriptor queue */
|
||||
MCF_FEC_ERDSR = ( volatile unsigned portLONG ) &( xFECRxDescriptors[ 0 ] );
|
||||
|
||||
/* Point to the start of the circular Tx buffer descriptor queue */
|
||||
MCF_FEC_ETSDR = ( volatile unsigned portLONG ) &( xFECTxDescriptors[ 0 ] );
|
||||
|
||||
/* Mask all FEC interrupts */
|
||||
MCF_FEC_EIMR = MCF_FEC_EIMR_MASK_ALL;
|
||||
|
||||
/* Clear all FEC interrupt events */
|
||||
MCF_FEC_EIR = MCF_FEC_EIR_CLEAR_ALL;
|
||||
|
||||
/* Initialize the Receive Control Register */
|
||||
MCF_FEC_RCR = MCF_FEC_RCR_MAX_FL(ETH_MAX_FRM) | MCF_FEC_RCR_FCE;
|
||||
|
||||
MCF_FEC_RCR |= MCF_FEC_RCR_MII_MODE;
|
||||
|
||||
#if( configUSE_PROMISCUOUS_MODE == 1 )
|
||||
{
|
||||
MCF_FEC_RCR |= MCF_FEC_RCR_PROM;
|
||||
}
|
||||
#endif
|
||||
|
||||
/* Create the task that handles the EMAC. */
|
||||
xTaskCreate( ethernetif_input, ( signed portCHAR * ) "ETH_INT", configETHERNET_INPUT_TASK_STACK_SIZE, (void *)netif, configETHERNET_INPUT_TASK_PRIORITY, &xEthIntTask );
|
||||
|
||||
fec_irq_enable();
|
||||
MCF_FEC_ECR = MCF_FEC_ECR_ETHER_EN;
|
||||
MCF_FEC_RDAR = MCF_FEC_RDAR_R_DES_ACTIVE;
|
||||
}
|
||||
|
||||
/**
|
||||
* This function should do the actual transmission of the packet. The packet is
|
||||
* contained in the pbuf that is passed to the function. This pbuf
|
||||
* might be chained.
|
||||
*
|
||||
* @param netif the lwip network interface structure for this ethernetif
|
||||
* @param p the MAC packet to send (e.g. IP packet including MAC addresses and type)
|
||||
* @return ERR_OK if the packet could be sent
|
||||
* an err_t value if the packet couldn't be sent
|
||||
*
|
||||
* @note Returning ERR_MEM here if a DMA queue of your MAC is full can lead to
|
||||
* strange results. You might consider waiting for space in the DMA queue
|
||||
* to become availale since the stack doesn't retry to send a packet
|
||||
* dropped because of memory failure (except for the TCP timers).
|
||||
*/
|
||||
static err_t low_level_output(struct netif *netif, struct pbuf *p)
|
||||
{
|
||||
struct pbuf *q;
|
||||
u32_t l = 0;
|
||||
unsigned portCHAR *pcTxData = NULL;
|
||||
portBASE_TYPE i;
|
||||
|
||||
( void ) netif;
|
||||
|
||||
#if ETH_PAD_SIZE
|
||||
pbuf_header(p, -ETH_PAD_SIZE); /* drop the padding word */
|
||||
#endif
|
||||
|
||||
/* Get a DMA buffer into which we can write the data to send. */
|
||||
for( i = 0; i < netifBUFFER_WAIT_ATTEMPTS; i++ )
|
||||
{
|
||||
if( xFECTxDescriptors[ uxNextTxBuffer ].status & TX_BD_R )
|
||||
{
|
||||
/* Wait for the buffer to become available. */
|
||||
vTaskDelay( netifBUFFER_WAIT_DELAY );
|
||||
}
|
||||
else
|
||||
{
|
||||
pcTxData = xFECTxDescriptors[ uxNextTxBuffer ].data;
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
if( pcTxData == NULL )
|
||||
{
|
||||
/* For break point only. */
|
||||
portNOP();
|
||||
|
||||
return ERR_BUF;
|
||||
}
|
||||
else
|
||||
{
|
||||
for( q = p; q != NULL; q = q->next )
|
||||
{
|
||||
/* Send the data from the pbuf to the interface, one pbuf at a
|
||||
time. The size of the data in each pbuf is kept in the ->len
|
||||
variable. */
|
||||
memcpy( &pcTxData[l], (u8_t*)q->payload, q->len );
|
||||
l += q->len;
|
||||
}
|
||||
}
|
||||
|
||||
/* Setup the buffer descriptor for transmission */
|
||||
xFECTxDescriptors[ uxNextTxBuffer ].length = l;//nbuf->length + ETH_HDR_LEN;
|
||||
xFECTxDescriptors[ uxNextTxBuffer ].status |= (TX_BD_R | TX_BD_L);
|
||||
|
||||
/* Continue the Tx DMA task (in case it was waiting for a new TxBD) */
|
||||
MCF_FEC_TDAR = MCF_FEC_TDAR_X_DES_ACTIVE;
|
||||
|
||||
uxNextTxBuffer++;
|
||||
if( uxNextTxBuffer >= configNUM_FEC_TX_BUFFERS )
|
||||
{
|
||||
uxNextTxBuffer = 0;
|
||||
}
|
||||
|
||||
#if ETH_PAD_SIZE
|
||||
pbuf_header(p, ETH_PAD_SIZE); /* reclaim the padding word */
|
||||
#endif
|
||||
|
||||
LINK_STATS_INC(link.xmit);
|
||||
|
||||
return ERR_OK;
|
||||
}
|
||||
|
||||
/**
|
||||
* Should allocate a pbuf and transfer the bytes of the incoming
|
||||
* packet from the interface into the pbuf.
|
||||
*
|
||||
* @param netif the lwip network interface structure for this ethernetif
|
||||
* @return a pbuf filled with the received packet (including MAC header)
|
||||
* NULL on memory error
|
||||
*/
|
||||
static struct pbuf *low_level_input(struct netif *netif)
|
||||
{
|
||||
struct pbuf *p, *q;
|
||||
u16_t len, l;
|
||||
|
||||
( void ) netif;
|
||||
|
||||
l = 0;
|
||||
p = NULL;
|
||||
|
||||
/* Obtain the size of the packet and put it into the "len" variable. */
|
||||
len = xFECRxDescriptors[ uxNextRxBuffer ].length;
|
||||
|
||||
if( ( len != 0 ) && ( ( xFECRxDescriptors[ uxNextRxBuffer ].status & RX_BD_E ) == 0 ) )
|
||||
{
|
||||
#if ETH_PAD_SIZE
|
||||
len += ETH_PAD_SIZE; /* allow room for Ethernet padding */
|
||||
#endif
|
||||
|
||||
/* We allocate a pbuf chain of pbufs from the pool. */
|
||||
p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
|
||||
|
||||
if (p != NULL)
|
||||
{
|
||||
|
||||
#if ETH_PAD_SIZE
|
||||
pbuf_header(p, -ETH_PAD_SIZE); /* drop the padding word */
|
||||
#endif
|
||||
|
||||
/* We iterate over the pbuf chain until we have read the entire
|
||||
* packet into the pbuf. */
|
||||
for(q = p; q != NULL; q = q->next)
|
||||
{
|
||||
/* Read enough bytes to fill this pbuf in the chain. The
|
||||
* available data in the pbuf is given by the q->len
|
||||
* variable. */
|
||||
memcpy((u8_t*)q->payload, &(xFECRxDescriptors[ uxNextRxBuffer ].data[l]), q->len);
|
||||
l = l + q->len;
|
||||
}
|
||||
|
||||
|
||||
#if ETH_PAD_SIZE
|
||||
pbuf_header(p, ETH_PAD_SIZE); /* reclaim the padding word */
|
||||
#endif
|
||||
|
||||
LINK_STATS_INC(link.recv);
|
||||
|
||||
}
|
||||
else
|
||||
{
|
||||
|
||||
LINK_STATS_INC(link.memerr);
|
||||
LINK_STATS_INC(link.drop);
|
||||
|
||||
} /* End else */
|
||||
|
||||
|
||||
/* Free the descriptor. */
|
||||
xFECRxDescriptors[ uxNextRxBuffer ].status |= RX_BD_E;
|
||||
MCF_FEC_RDAR = MCF_FEC_RDAR_R_DES_ACTIVE;
|
||||
|
||||
uxNextRxBuffer++;
|
||||
if( uxNextRxBuffer >= configNUM_FEC_RX_BUFFERS )
|
||||
{
|
||||
uxNextRxBuffer = 0;
|
||||
}
|
||||
|
||||
} /* End if */
|
||||
|
||||
return p;
|
||||
}
|
||||
|
||||
/**
|
||||
* This function should be called when a packet is ready to be read
|
||||
* from the interface. It uses the function low_level_input() that
|
||||
* should handle the actual reception of bytes from the network
|
||||
* interface.Then the type of the received packet is determined and
|
||||
* the appropriate input function is called.
|
||||
*
|
||||
* @param netif the lwip network interface structure for this ethernetif
|
||||
*/
|
||||
|
||||
static void ethernetif_input( void *pParams )
|
||||
{
|
||||
struct netif *netif;
|
||||
struct ethernetif *ethernetif;
|
||||
struct eth_hdr *ethhdr;
|
||||
struct pbuf *p;
|
||||
|
||||
netif = (struct netif*) pParams;
|
||||
ethernetif = netif->state;
|
||||
|
||||
for( ;; )
|
||||
{
|
||||
do
|
||||
{
|
||||
|
||||
/* move received packet into a new pbuf */
|
||||
p = low_level_input( netif );
|
||||
|
||||
if( p == NULL )
|
||||
{
|
||||
/* No packet could be read. Wait a for an interrupt to tell us
|
||||
there is more data available. */
|
||||
xSemaphoreTake( xFecSemaphore, netifBLOCK_TIME_WAITING_FOR_INPUT );
|
||||
}
|
||||
|
||||
} while( p == NULL );
|
||||
|
||||
/* points to packet payload, which starts with an Ethernet header */
|
||||
ethhdr = p->payload;
|
||||
|
||||
switch (htons(ethhdr->type)) {
|
||||
/* IP or ARP packet? */
|
||||
|
||||
case ETHTYPE_IP:
|
||||
|
||||
pbuf_header( p, (s16_t)-sizeof(struct eth_hdr) );
|
||||
|
||||
/* full packet send to tcpip_thread to process */
|
||||
if (netif->input(p, netif) != ERR_OK)
|
||||
{
|
||||
LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_input: IP input error\n"));
|
||||
pbuf_free(p);
|
||||
p = NULL;
|
||||
}
|
||||
break;
|
||||
|
||||
case ETHTYPE_ARP:
|
||||
|
||||
#if ETHARP_TRUST_IP_MAC
|
||||
etharp_ip_input(netif, p);
|
||||
#endif
|
||||
|
||||
etharp_arp_input(netif, ethernetif->ethaddr, p);
|
||||
break;
|
||||
|
||||
default:
|
||||
pbuf_free(p);
|
||||
p = NULL;
|
||||
break;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
/**
|
||||
* Should be called at the beginning of the program to set up the
|
||||
* network interface. It calls the function low_level_init() to do the
|
||||
* actual setup of the hardware.
|
||||
*
|
||||
* This function should be passed as a parameter to netif_add().
|
||||
*
|
||||
* @param netif the lwip network interface structure for this ethernetif
|
||||
* @return ERR_OK if the loopif is initialized
|
||||
* ERR_MEM if private data couldn't be allocated
|
||||
* any other err_t on error
|
||||
*/
|
||||
err_t ethernetif_init(struct netif *netif)
|
||||
{
|
||||
struct ethernetif *ethernetif;
|
||||
|
||||
LWIP_ASSERT("netif != NULL", (netif != NULL));
|
||||
|
||||
ethernetif = mem_malloc(sizeof(struct ethernetif));
|
||||
|
||||
if (ethernetif == NULL)
|
||||
{
|
||||
LWIP_DEBUGF(NETIF_DEBUG, ("ethernetif_init: out of memory\n"));
|
||||
return ERR_MEM;
|
||||
}
|
||||
|
||||
#if LWIP_NETIF_HOSTNAME
|
||||
/* Initialize interface hostname */
|
||||
netif->hostname = "lwip";
|
||||
#endif /* LWIP_NETIF_HOSTNAME */
|
||||
|
||||
/*
|
||||
* Initialize the snmp variables and counters inside the struct netif.
|
||||
* The last argument should be replaced with your link speed, in units
|
||||
* of bits per second.
|
||||
*/
|
||||
NETIF_INIT_SNMP(netif, snmp_ifType_ethernet_csmacd, 100);
|
||||
|
||||
netif->state = ethernetif;
|
||||
netif->name[0] = IFNAME0;
|
||||
netif->name[1] = IFNAME1;
|
||||
|
||||
/* We directly use etharp_output() here to save a function call.
|
||||
* You can instead declare your own function an call etharp_output()
|
||||
* from it if you have to do some checks before sending (e.g. if link
|
||||
* is available...)
|
||||
*/
|
||||
netif->output = etharp_output;
|
||||
netif->linkoutput = low_level_output;
|
||||
|
||||
ethernetif->ethaddr = (struct eth_addr *)&(netif->hwaddr[0]);
|
||||
|
||||
low_level_init(netif);
|
||||
|
||||
return ERR_OK;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
static void prvInitialiseFECBuffers( void )
|
||||
{
|
||||
unsigned portBASE_TYPE ux;
|
||||
unsigned portCHAR *pcBufPointer;
|
||||
|
||||
pcBufPointer = &( xFECTxDescriptors_unaligned[ 0 ] );
|
||||
while( ( ( unsigned portLONG ) pcBufPointer & 0x0fUL ) != 0 )
|
||||
{
|
||||
pcBufPointer++;
|
||||
}
|
||||
|
||||
xFECTxDescriptors = ( FECBD * ) pcBufPointer;
|
||||
|
||||
pcBufPointer = &( xFECRxDescriptors_unaligned[ 0 ] );
|
||||
while( ( ( unsigned portLONG ) pcBufPointer & 0x0fUL ) != 0 )
|
||||
{
|
||||
pcBufPointer++;
|
||||
}
|
||||
|
||||
xFECRxDescriptors = ( FECBD * ) pcBufPointer;
|
||||
|
||||
|
||||
/* Setup the buffers and descriptors. */
|
||||
pcBufPointer = &( ucFECTxBuffers[ 0 ] );
|
||||
while( ( ( unsigned portLONG ) pcBufPointer & 0x0fUL ) != 0 )
|
||||
{
|
||||
pcBufPointer++;
|
||||
}
|
||||
|
||||
for( ux = 0; ux < configNUM_FEC_TX_BUFFERS; ux++ )
|
||||
{
|
||||
xFECTxDescriptors[ ux ].status = TX_BD_TC;
|
||||
xFECTxDescriptors[ ux ].data = pcBufPointer;
|
||||
pcBufPointer += configFEC_BUFFER_SIZE;
|
||||
xFECTxDescriptors[ ux ].length = 0;
|
||||
}
|
||||
|
||||
pcBufPointer = &( ucFECRxBuffers[ 0 ] );
|
||||
while( ( ( unsigned portLONG ) pcBufPointer & 0x0fUL ) != 0 )
|
||||
{
|
||||
pcBufPointer++;
|
||||
}
|
||||
|
||||
for( ux = 0; ux < configNUM_FEC_RX_BUFFERS; ux++ )
|
||||
{
|
||||
xFECRxDescriptors[ ux ].status = RX_BD_E;
|
||||
xFECRxDescriptors[ ux ].length = configFEC_BUFFER_SIZE;
|
||||
xFECRxDescriptors[ ux ].data = pcBufPointer;
|
||||
pcBufPointer += configFEC_BUFFER_SIZE;
|
||||
}
|
||||
|
||||
/* Set the wrap bit in the last descriptors to form a ring. */
|
||||
xFECTxDescriptors[ configNUM_FEC_TX_BUFFERS - 1 ].status |= TX_BD_W;
|
||||
xFECRxDescriptors[ configNUM_FEC_RX_BUFFERS - 1 ].status |= RX_BD_W;
|
||||
|
||||
uxNextRxBuffer = 0;
|
||||
uxNextTxBuffer = 0;
|
||||
}
|
||||
/*-----------------------------------------------------------*/
|
||||
|
||||
__declspec(interrupt:0) void vFECISRHandler( void )
|
||||
{
|
||||
unsigned portLONG ulEvent;
|
||||
portBASE_TYPE xHighPriorityTaskWoken = pdFALSE;
|
||||
|
||||
ulEvent = MCF_FEC_EIR & MCF_FEC_EIMR;
|
||||
MCF_FEC_EIR = ulEvent;
|
||||
|
||||
if( ( ulEvent & MCF_FEC_EIR_RXB ) || ( ulEvent & MCF_FEC_EIR_RXF ) )
|
||||
{
|
||||
/* A packet has been received. Wake the handler task. */
|
||||
xSemaphoreGiveFromISR( xFecSemaphore, &xHighPriorityTaskWoken );
|
||||
}
|
||||
|
||||
if (ulEvent & ( MCF_FEC_EIR_UN | MCF_FEC_EIR_RL | MCF_FEC_EIR_LC | MCF_FEC_EIR_EBERR | MCF_FEC_EIR_BABT | MCF_FEC_EIR_BABR | MCF_FEC_EIR_HBERR ) )
|
||||
{
|
||||
/* Sledge hammer error handling. */
|
||||
prvInitialiseFECBuffers();
|
||||
MCF_FEC_RDAR = MCF_FEC_RDAR_R_DES_ACTIVE;
|
||||
}
|
||||
|
||||
portEND_SWITCHING_ISR( xHighPriorityTaskWoken );
|
||||
}
|
||||
@ -0,0 +1,86 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_H__
|
||||
#define __MCF52235_H__
|
||||
|
||||
//#include "common.h"
|
||||
|
||||
#ifdef __cplusplus
|
||||
extern "C" {
|
||||
#endif
|
||||
|
||||
typedef unsigned char uint8; /* 8 bits */
|
||||
typedef unsigned short int uint16; /* 16 bits */
|
||||
typedef unsigned long int uint32; /* 32 bits */
|
||||
|
||||
typedef signed char int8; /* 8 bits */
|
||||
typedef signed short int int16; /* 16 bits */
|
||||
typedef signed long int int32; /* 32 bits */
|
||||
|
||||
typedef volatile uint8 vuint8; /* 8 bits */
|
||||
typedef volatile uint16 vuint16; /* 16 bits */
|
||||
typedef volatile uint32 vuint32; /* 32 bits */
|
||||
|
||||
#ifdef THESE_ARE_CODEWARRIOR_DEFINITIONS
|
||||
#pragma define_section system ".system" far_absolute RW
|
||||
|
||||
/***
|
||||
* MCF52235 Derivative Memory map definitions from linker command files:
|
||||
* __IPSBAR, __RAMBAR, __RAMBAR_SIZE, __FLASHBAR, __FLASHBAR_SIZE linker
|
||||
* symbols must be defined in the linker command file.
|
||||
*/
|
||||
|
||||
extern __declspec(system) uint8 __IPSBAR[];
|
||||
extern __declspec(system) uint8 __RAMBAR[];
|
||||
extern __declspec(system) uint8 __RAMBAR_SIZE[];
|
||||
extern __declspec(system) uint8 __FLASHBAR[];
|
||||
extern __declspec(system) uint8 __FLASHBAR_SIZE[];
|
||||
#endif
|
||||
|
||||
#define __IPSBAR ( ( uint8 * ) 0x40000000 )
|
||||
#define __RAMBAR ( ( uint8 * ) 0x20000000 )
|
||||
|
||||
#define IPSBAR_ADDRESS (uint32)__IPSBAR
|
||||
#define RAMBAR_ADDRESS (uint32)__RAMBAR
|
||||
#define RAMBAR_SIZE (uint32)__RAMBAR_SIZE
|
||||
#define FLASHBAR_ADDRESS (uint32)__FLASHBAR
|
||||
#define FLASHBAR_SIZE (uint32)__FLASHBAR_SIZE
|
||||
|
||||
|
||||
#include "MCF52235_SCM.h"
|
||||
#include "MCF52235_DMA.h"
|
||||
#include "MCF52235_UART.h"
|
||||
#include "MCF52235_I2C.h"
|
||||
#include "MCF52235_QSPI.h"
|
||||
#include "MCF52235_RTC.h"
|
||||
#include "MCF52235_DTIM.h"
|
||||
#include "MCF52235_INTC.h"
|
||||
#include "MCF52235_GIACR.h"
|
||||
#include "MCF52235_FEC.h"
|
||||
#include "MCF52235_GPIO.h"
|
||||
#include "MCF52235_PAD.h"
|
||||
#include "MCF52235_RCM.h"
|
||||
#include "MCF52235_CCM.h"
|
||||
#include "MCF52235_PMM.h"
|
||||
#include "MCF52235_CLOCK.h"
|
||||
#include "MCF52235_EPORT.h"
|
||||
#include "MCF52235_PIT.h"
|
||||
#include "MCF52235_ADC.h"
|
||||
#include "MCF52235_GPTA.h"
|
||||
#include "MCF52235_PWM.h"
|
||||
#include "MCF52235_FlexCAN.h"
|
||||
#include "MCF52235_CFM.h"
|
||||
#include "MCF52235_EPHY.h"
|
||||
#include "MCF52235_RNGA.h"
|
||||
|
||||
#ifdef __cplusplus
|
||||
}
|
||||
#endif
|
||||
|
||||
|
||||
#endif /* __MCF52235_H__ */
|
||||
@ -0,0 +1,193 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_ADC_H__
|
||||
#define __MCF52235_ADC_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Analog-to-Digital Converter (ADC)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_ADC_CTRL1 (*(vuint16*)(&__IPSBAR[0x190000]))
|
||||
#define MCF_ADC_CTRL2 (*(vuint16*)(&__IPSBAR[0x190002]))
|
||||
#define MCF_ADC_ADZCC (*(vuint16*)(&__IPSBAR[0x190004]))
|
||||
#define MCF_ADC_ADLST1 (*(vuint16*)(&__IPSBAR[0x190006]))
|
||||
#define MCF_ADC_ADLST2 (*(vuint16*)(&__IPSBAR[0x190008]))
|
||||
#define MCF_ADC_ADSDIS (*(vuint16*)(&__IPSBAR[0x19000A]))
|
||||
#define MCF_ADC_ADSTAT (*(vuint16*)(&__IPSBAR[0x19000C]))
|
||||
#define MCF_ADC_ADLSTAT (*(vuint16*)(&__IPSBAR[0x19000E]))
|
||||
#define MCF_ADC_ADZCSTAT (*(vuint16*)(&__IPSBAR[0x190010]))
|
||||
#define MCF_ADC_ADRSLT0 (*(vuint16*)(&__IPSBAR[0x190012]))
|
||||
#define MCF_ADC_ADRSLT1 (*(vuint16*)(&__IPSBAR[0x190014]))
|
||||
#define MCF_ADC_ADRSLT2 (*(vuint16*)(&__IPSBAR[0x190016]))
|
||||
#define MCF_ADC_ADRSLT3 (*(vuint16*)(&__IPSBAR[0x190018]))
|
||||
#define MCF_ADC_ADRSLT4 (*(vuint16*)(&__IPSBAR[0x19001A]))
|
||||
#define MCF_ADC_ADRSLT5 (*(vuint16*)(&__IPSBAR[0x19001C]))
|
||||
#define MCF_ADC_ADRSLT6 (*(vuint16*)(&__IPSBAR[0x19001E]))
|
||||
#define MCF_ADC_ADRSLT7 (*(vuint16*)(&__IPSBAR[0x190020]))
|
||||
#define MCF_ADC_ADLLMT0 (*(vuint16*)(&__IPSBAR[0x190022]))
|
||||
#define MCF_ADC_ADLLMT1 (*(vuint16*)(&__IPSBAR[0x190024]))
|
||||
#define MCF_ADC_ADLLMT2 (*(vuint16*)(&__IPSBAR[0x190026]))
|
||||
#define MCF_ADC_ADLLMT3 (*(vuint16*)(&__IPSBAR[0x190028]))
|
||||
#define MCF_ADC_ADLLMT4 (*(vuint16*)(&__IPSBAR[0x19002A]))
|
||||
#define MCF_ADC_ADLLMT5 (*(vuint16*)(&__IPSBAR[0x19002C]))
|
||||
#define MCF_ADC_ADLLMT6 (*(vuint16*)(&__IPSBAR[0x19002E]))
|
||||
#define MCF_ADC_ADLLMT7 (*(vuint16*)(&__IPSBAR[0x190030]))
|
||||
#define MCF_ADC_ADHLMT0 (*(vuint16*)(&__IPSBAR[0x190032]))
|
||||
#define MCF_ADC_ADHLMT1 (*(vuint16*)(&__IPSBAR[0x190034]))
|
||||
#define MCF_ADC_ADHLMT2 (*(vuint16*)(&__IPSBAR[0x190036]))
|
||||
#define MCF_ADC_ADHLMT3 (*(vuint16*)(&__IPSBAR[0x190038]))
|
||||
#define MCF_ADC_ADHLMT4 (*(vuint16*)(&__IPSBAR[0x19003A]))
|
||||
#define MCF_ADC_ADHLMT5 (*(vuint16*)(&__IPSBAR[0x19003C]))
|
||||
#define MCF_ADC_ADHLMT6 (*(vuint16*)(&__IPSBAR[0x19003E]))
|
||||
#define MCF_ADC_ADHLMT7 (*(vuint16*)(&__IPSBAR[0x190040]))
|
||||
#define MCF_ADC_ADOFS0 (*(vuint16*)(&__IPSBAR[0x190042]))
|
||||
#define MCF_ADC_ADOFS1 (*(vuint16*)(&__IPSBAR[0x190044]))
|
||||
#define MCF_ADC_ADOFS2 (*(vuint16*)(&__IPSBAR[0x190046]))
|
||||
#define MCF_ADC_ADOFS3 (*(vuint16*)(&__IPSBAR[0x190048]))
|
||||
#define MCF_ADC_ADOFS4 (*(vuint16*)(&__IPSBAR[0x19004A]))
|
||||
#define MCF_ADC_ADOFS5 (*(vuint16*)(&__IPSBAR[0x19004C]))
|
||||
#define MCF_ADC_ADOFS6 (*(vuint16*)(&__IPSBAR[0x19004E]))
|
||||
#define MCF_ADC_ADOFS7 (*(vuint16*)(&__IPSBAR[0x190050]))
|
||||
#define MCF_ADC_POWER (*(vuint16*)(&__IPSBAR[0x190052]))
|
||||
#define MCF_ADC_CAL (*(vuint16*)(&__IPSBAR[0x190054]))
|
||||
#define MCF_ADC_ADRSLT(x) (*(vuint16*)(&__IPSBAR[0x190012 + ((x)*0x2)]))
|
||||
#define MCF_ADC_ADLLMT(x) (*(vuint16*)(&__IPSBAR[0x190022 + ((x)*0x2)]))
|
||||
#define MCF_ADC_ADHLMT(x) (*(vuint16*)(&__IPSBAR[0x190032 + ((x)*0x2)]))
|
||||
#define MCF_ADC_ADOFS(x) (*(vuint16*)(&__IPSBAR[0x190042 + ((x)*0x2)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_CTRL1 */
|
||||
#define MCF_ADC_CTRL1_SMODE(x) (((x)&0x7)<<0)
|
||||
#define MCF_ADC_CTRL1_CHNCFG(x) (((x)&0xF)<<0x4)
|
||||
#define MCF_ADC_CTRL1_HLMTIE (0x100)
|
||||
#define MCF_ADC_CTRL1_LLMTIE (0x200)
|
||||
#define MCF_ADC_CTRL1_ZCIE (0x400)
|
||||
#define MCF_ADC_CTRL1_EOSIE0 (0x800)
|
||||
#define MCF_ADC_CTRL1_SYNC0 (0x1000)
|
||||
#define MCF_ADC_CTRL1_START0 (0x2000)
|
||||
#define MCF_ADC_CTRL1_STOP0 (0x4000)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_CTRL2 */
|
||||
#define MCF_ADC_CTRL2_DIV(x) (((x)&0x1F)<<0)
|
||||
#define MCF_ADC_CTRL2_SIMULT (0x20)
|
||||
#define MCF_ADC_CTRL2_EOSIE1 (0x800)
|
||||
#define MCF_ADC_CTRL2_SYNC1 (0x1000)
|
||||
#define MCF_ADC_CTRL2_START1 (0x2000)
|
||||
#define MCF_ADC_CTRL2_STOP1 (0x4000)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADZCC */
|
||||
#define MCF_ADC_ADZCC_ZCE0(x) (((x)&0x3)<<0)
|
||||
#define MCF_ADC_ADZCC_ZCE1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_ADC_ADZCC_ZCE2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_ADC_ADZCC_ZCE3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_ADC_ADZCC_ZCE4(x) (((x)&0x3)<<0x8)
|
||||
#define MCF_ADC_ADZCC_ZCE5(x) (((x)&0x3)<<0xA)
|
||||
#define MCF_ADC_ADZCC_ZCE6(x) (((x)&0x3)<<0xC)
|
||||
#define MCF_ADC_ADZCC_ZCE7(x) (((x)&0x3)<<0xE)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADLST1 */
|
||||
#define MCF_ADC_ADLST1_SAMPLE0(x) (((x)&0x7)<<0)
|
||||
#define MCF_ADC_ADLST1_SAMPLE1(x) (((x)&0x7)<<0x4)
|
||||
#define MCF_ADC_ADLST1_SAMPLE2(x) (((x)&0x7)<<0x8)
|
||||
#define MCF_ADC_ADLST1_SAMPLE3(x) (((x)&0x7)<<0xC)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADLST2 */
|
||||
#define MCF_ADC_ADLST2_SAMPLE4(x) (((x)&0x7)<<0)
|
||||
#define MCF_ADC_ADLST2_SAMPLE5(x) (((x)&0x7)<<0x4)
|
||||
#define MCF_ADC_ADLST2_SAMPLE6(x) (((x)&0x7)<<0x8)
|
||||
#define MCF_ADC_ADLST2_SAMPLE7(x) (((x)&0x7)<<0xC)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADSDIS */
|
||||
#define MCF_ADC_ADSDIS_DS0 (0x1)
|
||||
#define MCF_ADC_ADSDIS_DS1 (0x2)
|
||||
#define MCF_ADC_ADSDIS_DS2 (0x4)
|
||||
#define MCF_ADC_ADSDIS_DS3 (0x8)
|
||||
#define MCF_ADC_ADSDIS_DS4 (0x10)
|
||||
#define MCF_ADC_ADSDIS_DS5 (0x20)
|
||||
#define MCF_ADC_ADSDIS_DS6 (0x40)
|
||||
#define MCF_ADC_ADSDIS_DS7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADSTAT */
|
||||
#define MCF_ADC_ADSTAT_RDY0 (0x1)
|
||||
#define MCF_ADC_ADSTAT_RDY1 (0x2)
|
||||
#define MCF_ADC_ADSTAT_RDY2 (0x4)
|
||||
#define MCF_ADC_ADSTAT_RDY3 (0x8)
|
||||
#define MCF_ADC_ADSTAT_RDY4 (0x10)
|
||||
#define MCF_ADC_ADSTAT_RDY5 (0x20)
|
||||
#define MCF_ADC_ADSTAT_RDY6 (0x40)
|
||||
#define MCF_ADC_ADSTAT_RDY7 (0x80)
|
||||
#define MCF_ADC_ADSTAT_HLMTI (0x100)
|
||||
#define MCF_ADC_ADSTAT_LLMTI (0x200)
|
||||
#define MCF_ADC_ADSTAT_ZCI (0x400)
|
||||
#define MCF_ADC_ADSTAT_EOSI0 (0x800)
|
||||
#define MCF_ADC_ADSTAT_EOSI1 (0x1000)
|
||||
#define MCF_ADC_ADSTAT_CIP1 (0x4000)
|
||||
#define MCF_ADC_ADSTAT_CIP0 (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADLSTAT */
|
||||
#define MCF_ADC_ADLSTAT_LLS0 (0x1)
|
||||
#define MCF_ADC_ADLSTAT_LLS1 (0x2)
|
||||
#define MCF_ADC_ADLSTAT_LLS2 (0x4)
|
||||
#define MCF_ADC_ADLSTAT_LLS3 (0x8)
|
||||
#define MCF_ADC_ADLSTAT_LLS4 (0x10)
|
||||
#define MCF_ADC_ADLSTAT_LLS5 (0x20)
|
||||
#define MCF_ADC_ADLSTAT_LLS6 (0x40)
|
||||
#define MCF_ADC_ADLSTAT_LLS7 (0x80)
|
||||
#define MCF_ADC_ADLSTAT_HLS0 (0x100)
|
||||
#define MCF_ADC_ADLSTAT_HLS1 (0x200)
|
||||
#define MCF_ADC_ADLSTAT_HLS2 (0x400)
|
||||
#define MCF_ADC_ADLSTAT_HLS3 (0x800)
|
||||
#define MCF_ADC_ADLSTAT_HLS4 (0x1000)
|
||||
#define MCF_ADC_ADLSTAT_HLS5 (0x2000)
|
||||
#define MCF_ADC_ADLSTAT_HLS6 (0x4000)
|
||||
#define MCF_ADC_ADLSTAT_HLS7 (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADZCSTAT */
|
||||
#define MCF_ADC_ADZCSTAT_ZCS0 (0x1)
|
||||
#define MCF_ADC_ADZCSTAT_ZCS1 (0x2)
|
||||
#define MCF_ADC_ADZCSTAT_ZCS2 (0x4)
|
||||
#define MCF_ADC_ADZCSTAT_ZCS3 (0x8)
|
||||
#define MCF_ADC_ADZCSTAT_ZCS4 (0x10)
|
||||
#define MCF_ADC_ADZCSTAT_ZCS5 (0x20)
|
||||
#define MCF_ADC_ADZCSTAT_ZCS6 (0x40)
|
||||
#define MCF_ADC_ADZCSTAT_ZCS7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADRSLT */
|
||||
#define MCF_ADC_ADRSLT_RSLT(x) (((x)&0xFFF)<<0x3)
|
||||
#define MCF_ADC_ADRSLT_SEXT (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADLLMT */
|
||||
#define MCF_ADC_ADLLMT_LLMT(x) (((x)&0xFFF)<<0x3)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADHLMT */
|
||||
#define MCF_ADC_ADHLMT_HLMT(x) (((x)&0xFFF)<<0x3)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_ADOFS */
|
||||
#define MCF_ADC_ADOFS_OFFSET(x) (((x)&0xFFF)<<0x3)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_POWER */
|
||||
#define MCF_ADC_POWER_PD0 (0x1)
|
||||
#define MCF_ADC_POWER_PD1 (0x2)
|
||||
#define MCF_ADC_POWER_PD2 (0x4)
|
||||
#define MCF_ADC_POWER_APD (0x8)
|
||||
#define MCF_ADC_POWER_PUDELAY(x) (((x)&0x3F)<<0x4)
|
||||
#define MCF_ADC_POWER_PSTS0 (0x400)
|
||||
#define MCF_ADC_POWER_PSTS1 (0x800)
|
||||
#define MCF_ADC_POWER_PSTS2 (0x1000)
|
||||
#define MCF_ADC_POWER_ASB (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_ADC_CAL */
|
||||
#define MCF_ADC_CAL_SEL_VREFL (0x4000)
|
||||
#define MCF_ADC_CAL_SEL_VREFH (0x8000)
|
||||
|
||||
|
||||
#endif /* __MCF52235_ADC_H__ */
|
||||
@ -0,0 +1,47 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_CCM_H__
|
||||
#define __MCF52235_CCM_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Chip Configuration Module (CCM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_CCM_CCR (*(vuint16*)(&__IPSBAR[0x110004]))
|
||||
#define MCF_CCM_RCON (*(vuint16*)(&__IPSBAR[0x110008]))
|
||||
#define MCF_CCM_CIR (*(vuint16*)(&__IPSBAR[0x11000A]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_CCM_CCR */
|
||||
#define MCF_CCM_CCR_BMT(x) (((x)&0x7)<<0)
|
||||
#define MCF_CCM_CCR_BMT_65536 (0)
|
||||
#define MCF_CCM_CCR_BMT_32768 (0x1)
|
||||
#define MCF_CCM_CCR_BMT_16384 (0x2)
|
||||
#define MCF_CCM_CCR_BMT_8192 (0x3)
|
||||
#define MCF_CCM_CCR_BMT_4096 (0x4)
|
||||
#define MCF_CCM_CCR_BMT_2048 (0x5)
|
||||
#define MCF_CCM_CCR_BMT_1024 (0x6)
|
||||
#define MCF_CCM_CCR_BMT_512 (0x7)
|
||||
#define MCF_CCM_CCR_BME (0x8)
|
||||
#define MCF_CCM_CCR_PSTEN (0x20)
|
||||
#define MCF_CCM_CCR_SZEN (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_CCM_RCON */
|
||||
#define MCF_CCM_RCON_MODE (0x1)
|
||||
#define MCF_CCM_RCON_RLOAD (0x20)
|
||||
|
||||
/* Bit definitions and macros for MCF_CCM_CIR */
|
||||
#define MCF_CCM_CIR_PRN(x) (((x)&0x3F)<<0)
|
||||
#define MCF_CCM_CIR_PIN(x) (((x)&0x3FF)<<0x6)
|
||||
|
||||
|
||||
#endif /* __MCF52235_CCM_H__ */
|
||||
@ -0,0 +1,76 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_CFM_H__
|
||||
#define __MCF52235_CFM_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* ColdFire Flash Module (CFM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_CFM_CFMMCR (*(vuint16*)(&__IPSBAR[0x1D0000]))
|
||||
#define MCF_CFM_CFMCLKD (*(vuint8 *)(&__IPSBAR[0x1D0002]))
|
||||
#define MCF_CFM_CFMSEC (*(vuint32*)(&__IPSBAR[0x1D0008]))
|
||||
#define MCF_CFM_CFMPROT (*(vuint32*)(&__IPSBAR[0x1D0010]))
|
||||
#define MCF_CFM_CFMSACC (*(vuint32*)(&__IPSBAR[0x1D0014]))
|
||||
#define MCF_CFM_CFMDACC (*(vuint32*)(&__IPSBAR[0x1D0018]))
|
||||
#define MCF_CFM_CFMUSTAT (*(vuint8 *)(&__IPSBAR[0x1D0020]))
|
||||
#define MCF_CFM_CFMCMD (*(vuint8 *)(&__IPSBAR[0x1D0024]))
|
||||
#define MCF_CFM_CFMCLKSEL (*(vuint16*)(&__IPSBAR[0x1D004A]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMMCR */
|
||||
#define MCF_CFM_CFMMCR_KEYACC (0x20)
|
||||
#define MCF_CFM_CFMMCR_CCIE (0x40)
|
||||
#define MCF_CFM_CFMMCR_CBEIE (0x80)
|
||||
#define MCF_CFM_CFMMCR_AEIE (0x100)
|
||||
#define MCF_CFM_CFMMCR_PVIE (0x200)
|
||||
#define MCF_CFM_CFMMCR_LOCK (0x400)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMCLKD */
|
||||
#define MCF_CFM_CFMCLKD_DIV(x) (((x)&0x3F)<<0)
|
||||
#define MCF_CFM_CFMCLKD_PRDIV8 (0x40)
|
||||
#define MCF_CFM_CFMCLKD_DIVLD (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMSEC */
|
||||
#define MCF_CFM_CFMSEC_SEC(x) (((x)&0xFFFF)<<0)
|
||||
#define MCF_CFM_CFMSEC_SECSTAT (0x40000000)
|
||||
#define MCF_CFM_CFMSEC_KEYEN (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMPROT */
|
||||
#define MCF_CFM_CFMPROT_PROTECT(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMSACC */
|
||||
#define MCF_CFM_CFMSACC_SUPV(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMDACC */
|
||||
#define MCF_CFM_CFMDACC_DACC(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMUSTAT */
|
||||
#define MCF_CFM_CFMUSTAT_BLANK (0x4)
|
||||
#define MCF_CFM_CFMUSTAT_ACCERR (0x10)
|
||||
#define MCF_CFM_CFMUSTAT_PVIOL (0x20)
|
||||
#define MCF_CFM_CFMUSTAT_CCIF (0x40)
|
||||
#define MCF_CFM_CFMUSTAT_CBEIF (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMCMD */
|
||||
#define MCF_CFM_CFMCMD_CMD(x) (((x)&0x7F)<<0)
|
||||
#define MCF_CFM_CFMCMD_BLANK_CHECK (0x5)
|
||||
#define MCF_CFM_CFMCMD_PAGE_ERASE_VERIFY (0x6)
|
||||
#define MCF_CFM_CFMCMD_WORD_PROGRAM (0x20)
|
||||
#define MCF_CFM_CFMCMD_PAGE_ERASE (0x40)
|
||||
#define MCF_CFM_CFMCMD_MASS_ERASE (0x41)
|
||||
|
||||
/* Bit definitions and macros for MCF_CFM_CFMCLKSEL */
|
||||
#define MCF_CFM_CFMCLKSEL_CLKSEL(x) (((x)&0x3)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_CFM_H__ */
|
||||
@ -0,0 +1,54 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_CLOCK_H__
|
||||
#define __MCF52235_CLOCK_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Clock Module (CLOCK)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_CLOCK_SYNCR (*(vuint16*)(&__IPSBAR[0x120000]))
|
||||
#define MCF_CLOCK_SYNSR (*(vuint8 *)(&__IPSBAR[0x120002]))
|
||||
#define MCF_CLOCK_LPCR (*(vuint8 *)(&__IPSBAR[0x120007]))
|
||||
#define MCF_CLOCK_CCHR (*(vuint8 *)(&__IPSBAR[0x120008]))
|
||||
#define MCF_CLOCK_RTCDR (*(vuint32*)(&__IPSBAR[0x12000C]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_CLOCK_SYNCR */
|
||||
#define MCF_CLOCK_SYNCR_PLLEN (0x1)
|
||||
#define MCF_CLOCK_SYNCR_PLLMODE (0x2)
|
||||
#define MCF_CLOCK_SYNCR_CLKSRC (0x4)
|
||||
#define MCF_CLOCK_SYNCR_FWKUP (0x20)
|
||||
#define MCF_CLOCK_SYNCR_DISCLK (0x40)
|
||||
#define MCF_CLOCK_SYNCR_LOCEN (0x80)
|
||||
#define MCF_CLOCK_SYNCR_RFD(x) (((x)&0x7)<<0x8)
|
||||
#define MCF_CLOCK_SYNCR_LOCRE (0x800)
|
||||
#define MCF_CLOCK_SYNCR_MFD(x) (((x)&0x7)<<0xC)
|
||||
#define MCF_CLOCK_SYNCR_LOLRE (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_CLOCK_SYNSR */
|
||||
#define MCF_CLOCK_SYNSR_LOCS (0x4)
|
||||
#define MCF_CLOCK_SYNSR_LOCK (0x8)
|
||||
#define MCF_CLOCK_SYNSR_LOCKS (0x10)
|
||||
#define MCF_CLOCK_SYNSR_EXTOSC (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_CLOCK_LPCR */
|
||||
#define MCF_CLOCK_LPCR_LPD(x) (((x)&0xF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_CLOCK_CCHR */
|
||||
#define MCF_CLOCK_CCHR_CCHR(x) (((x)&0x7)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_CLOCK_RTCDR */
|
||||
#define MCF_CLOCK_RTCDR_RTCDF(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_CLOCK_H__ */
|
||||
@ -0,0 +1,142 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_DMA_H__
|
||||
#define __MCF52235_DMA_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* DMA Controller (DMA)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_DMA0_SAR (*(vuint32*)(&__IPSBAR[0x100]))
|
||||
#define MCF_DMA0_DAR (*(vuint32*)(&__IPSBAR[0x104]))
|
||||
#define MCF_DMA0_DSR (*(vuint8 *)(&__IPSBAR[0x108]))
|
||||
#define MCF_DMA0_BCR (*(vuint32*)(&__IPSBAR[0x108]))
|
||||
#define MCF_DMA0_DCR (*(vuint32*)(&__IPSBAR[0x10C]))
|
||||
|
||||
#define MCF_DMA1_SAR (*(vuint32*)(&__IPSBAR[0x110]))
|
||||
#define MCF_DMA1_DAR (*(vuint32*)(&__IPSBAR[0x114]))
|
||||
#define MCF_DMA1_DSR (*(vuint8 *)(&__IPSBAR[0x118]))
|
||||
#define MCF_DMA1_BCR (*(vuint32*)(&__IPSBAR[0x118]))
|
||||
#define MCF_DMA1_DCR (*(vuint32*)(&__IPSBAR[0x11C]))
|
||||
|
||||
#define MCF_DMA2_SAR (*(vuint32*)(&__IPSBAR[0x120]))
|
||||
#define MCF_DMA2_DAR (*(vuint32*)(&__IPSBAR[0x124]))
|
||||
#define MCF_DMA2_DSR (*(vuint8 *)(&__IPSBAR[0x128]))
|
||||
#define MCF_DMA2_BCR (*(vuint32*)(&__IPSBAR[0x128]))
|
||||
#define MCF_DMA2_DCR (*(vuint32*)(&__IPSBAR[0x12C]))
|
||||
|
||||
#define MCF_DMA3_SAR (*(vuint32*)(&__IPSBAR[0x130]))
|
||||
#define MCF_DMA3_DAR (*(vuint32*)(&__IPSBAR[0x134]))
|
||||
#define MCF_DMA3_DSR (*(vuint8 *)(&__IPSBAR[0x138]))
|
||||
#define MCF_DMA3_BCR (*(vuint32*)(&__IPSBAR[0x138]))
|
||||
#define MCF_DMA3_DCR (*(vuint32*)(&__IPSBAR[0x13C]))
|
||||
|
||||
#define MCF_DMA_SAR(x) (*(vuint32*)(&__IPSBAR[0x100 + ((x)*0x10)]))
|
||||
#define MCF_DMA_DAR(x) (*(vuint32*)(&__IPSBAR[0x104 + ((x)*0x10)]))
|
||||
#define MCF_DMA_DSR(x) (*(vuint8 *)(&__IPSBAR[0x108 + ((x)*0x10)]))
|
||||
#define MCF_DMA_BCR(x) (*(vuint32*)(&__IPSBAR[0x108 + ((x)*0x10)]))
|
||||
#define MCF_DMA_DCR(x) (*(vuint32*)(&__IPSBAR[0x10C + ((x)*0x10)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_DMA_SAR */
|
||||
#define MCF_DMA_SAR_SAR(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_DMA_DAR */
|
||||
#define MCF_DMA_DAR_DAR(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_DMA_DSR */
|
||||
#define MCF_DMA_DSR_DONE (0x1)
|
||||
#define MCF_DMA_DSR_BSY (0x2)
|
||||
#define MCF_DMA_DSR_REQ (0x4)
|
||||
#define MCF_DMA_DSR_BED (0x10)
|
||||
#define MCF_DMA_DSR_BES (0x20)
|
||||
#define MCF_DMA_DSR_CE (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_DMA_BCR */
|
||||
#define MCF_DMA_BCR_BCR(x) (((x)&0xFFFFFF)<<0)
|
||||
#define MCF_DMA_BCR_DSR(x) (((x)&0xFF)<<0x18)
|
||||
|
||||
/* Bit definitions and macros for MCF_DMA_DCR */
|
||||
#define MCF_DMA_DCR_LCH2(x) (((x)&0x3)<<0)
|
||||
#define MCF_DMA_DCR_LCH2_CH0 (0)
|
||||
#define MCF_DMA_DCR_LCH2_CH1 (0x1)
|
||||
#define MCF_DMA_DCR_LCH2_CH2 (0x2)
|
||||
#define MCF_DMA_DCR_LCH2_CH3 (0x3)
|
||||
#define MCF_DMA_DCR_LCH1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_DMA_DCR_LCH1_CH0 (0)
|
||||
#define MCF_DMA_DCR_LCH1_CH1 (0x1)
|
||||
#define MCF_DMA_DCR_LCH1_CH2 (0x2)
|
||||
#define MCF_DMA_DCR_LCH1_CH3 (0x3)
|
||||
#define MCF_DMA_DCR_LINKCC(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_DMA_DCR_D_REQ (0x80)
|
||||
#define MCF_DMA_DCR_DMOD(x) (((x)&0xF)<<0x8)
|
||||
#define MCF_DMA_DCR_DMOD_DIS (0)
|
||||
#define MCF_DMA_DCR_DMOD_16 (0x1)
|
||||
#define MCF_DMA_DCR_DMOD_32 (0x2)
|
||||
#define MCF_DMA_DCR_DMOD_64 (0x3)
|
||||
#define MCF_DMA_DCR_DMOD_128 (0x4)
|
||||
#define MCF_DMA_DCR_DMOD_256 (0x5)
|
||||
#define MCF_DMA_DCR_DMOD_512 (0x6)
|
||||
#define MCF_DMA_DCR_DMOD_1K (0x7)
|
||||
#define MCF_DMA_DCR_DMOD_2K (0x8)
|
||||
#define MCF_DMA_DCR_DMOD_4K (0x9)
|
||||
#define MCF_DMA_DCR_DMOD_8K (0xA)
|
||||
#define MCF_DMA_DCR_DMOD_16K (0xB)
|
||||
#define MCF_DMA_DCR_DMOD_32K (0xC)
|
||||
#define MCF_DMA_DCR_DMOD_64K (0xD)
|
||||
#define MCF_DMA_DCR_DMOD_128K (0xE)
|
||||
#define MCF_DMA_DCR_DMOD_256K (0xF)
|
||||
#define MCF_DMA_DCR_SMOD(x) (((x)&0xF)<<0xC)
|
||||
#define MCF_DMA_DCR_SMOD_DIS (0)
|
||||
#define MCF_DMA_DCR_SMOD_16 (0x1)
|
||||
#define MCF_DMA_DCR_SMOD_32 (0x2)
|
||||
#define MCF_DMA_DCR_SMOD_64 (0x3)
|
||||
#define MCF_DMA_DCR_SMOD_128 (0x4)
|
||||
#define MCF_DMA_DCR_SMOD_256 (0x5)
|
||||
#define MCF_DMA_DCR_SMOD_512 (0x6)
|
||||
#define MCF_DMA_DCR_SMOD_1K (0x7)
|
||||
#define MCF_DMA_DCR_SMOD_2K (0x8)
|
||||
#define MCF_DMA_DCR_SMOD_4K (0x9)
|
||||
#define MCF_DMA_DCR_SMOD_8K (0xA)
|
||||
#define MCF_DMA_DCR_SMOD_16K (0xB)
|
||||
#define MCF_DMA_DCR_SMOD_32K (0xC)
|
||||
#define MCF_DMA_DCR_SMOD_64K (0xD)
|
||||
#define MCF_DMA_DCR_SMOD_128K (0xE)
|
||||
#define MCF_DMA_DCR_SMOD_256K (0xF)
|
||||
#define MCF_DMA_DCR_START (0x10000)
|
||||
#define MCF_DMA_DCR_DSIZE(x) (((x)&0x3)<<0x11)
|
||||
#define MCF_DMA_DCR_DSIZE_LONG (0)
|
||||
#define MCF_DMA_DCR_DSIZE_BYTE (0x1)
|
||||
#define MCF_DMA_DCR_DSIZE_WORD (0x2)
|
||||
#define MCF_DMA_DCR_DSIZE_LINE (0x3)
|
||||
#define MCF_DMA_DCR_DINC (0x80000)
|
||||
#define MCF_DMA_DCR_SSIZE(x) (((x)&0x3)<<0x14)
|
||||
#define MCF_DMA_DCR_SSIZE_LONG (0)
|
||||
#define MCF_DMA_DCR_SSIZE_BYTE (0x1)
|
||||
#define MCF_DMA_DCR_SSIZE_WORD (0x2)
|
||||
#define MCF_DMA_DCR_SSIZE_LINE (0x3)
|
||||
#define MCF_DMA_DCR_SINC (0x400000)
|
||||
#define MCF_DMA_DCR_BWC(x) (((x)&0x7)<<0x19)
|
||||
#define MCF_DMA_DCR_BWC_16K (0x1)
|
||||
#define MCF_DMA_DCR_BWC_32K (0x2)
|
||||
#define MCF_DMA_DCR_BWC_64K (0x3)
|
||||
#define MCF_DMA_DCR_BWC_128K (0x4)
|
||||
#define MCF_DMA_DCR_BWC_256K (0x5)
|
||||
#define MCF_DMA_DCR_BWC_512K (0x6)
|
||||
#define MCF_DMA_DCR_BWC_1024K (0x7)
|
||||
#define MCF_DMA_DCR_AA (0x10000000)
|
||||
#define MCF_DMA_DCR_CS (0x20000000)
|
||||
#define MCF_DMA_DCR_EEXT (0x40000000)
|
||||
#define MCF_DMA_DCR_INT (0x80000000)
|
||||
|
||||
|
||||
#endif /* __MCF52235_DMA_H__ */
|
||||
@ -0,0 +1,91 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_DTIM_H__
|
||||
#define __MCF52235_DTIM_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* DMA Timers (DTIM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_DTIM0_DTMR (*(vuint16*)(&__IPSBAR[0x400]))
|
||||
#define MCF_DTIM0_DTXMR (*(vuint8 *)(&__IPSBAR[0x402]))
|
||||
#define MCF_DTIM0_DTER (*(vuint8 *)(&__IPSBAR[0x403]))
|
||||
#define MCF_DTIM0_DTRR (*(vuint32*)(&__IPSBAR[0x404]))
|
||||
#define MCF_DTIM0_DTCR (*(vuint32*)(&__IPSBAR[0x408]))
|
||||
#define MCF_DTIM0_DTCN (*(vuint32*)(&__IPSBAR[0x40C]))
|
||||
|
||||
#define MCF_DTIM1_DTMR (*(vuint16*)(&__IPSBAR[0x440]))
|
||||
#define MCF_DTIM1_DTXMR (*(vuint8 *)(&__IPSBAR[0x442]))
|
||||
#define MCF_DTIM1_DTER (*(vuint8 *)(&__IPSBAR[0x443]))
|
||||
#define MCF_DTIM1_DTRR (*(vuint32*)(&__IPSBAR[0x444]))
|
||||
#define MCF_DTIM1_DTCR (*(vuint32*)(&__IPSBAR[0x448]))
|
||||
#define MCF_DTIM1_DTCN (*(vuint32*)(&__IPSBAR[0x44C]))
|
||||
|
||||
#define MCF_DTIM2_DTMR (*(vuint16*)(&__IPSBAR[0x480]))
|
||||
#define MCF_DTIM2_DTXMR (*(vuint8 *)(&__IPSBAR[0x482]))
|
||||
#define MCF_DTIM2_DTER (*(vuint8 *)(&__IPSBAR[0x483]))
|
||||
#define MCF_DTIM2_DTRR (*(vuint32*)(&__IPSBAR[0x484]))
|
||||
#define MCF_DTIM2_DTCR (*(vuint32*)(&__IPSBAR[0x488]))
|
||||
#define MCF_DTIM2_DTCN (*(vuint32*)(&__IPSBAR[0x48C]))
|
||||
|
||||
#define MCF_DTIM3_DTMR (*(vuint16*)(&__IPSBAR[0x4C0]))
|
||||
#define MCF_DTIM3_DTXMR (*(vuint8 *)(&__IPSBAR[0x4C2]))
|
||||
#define MCF_DTIM3_DTER (*(vuint8 *)(&__IPSBAR[0x4C3]))
|
||||
#define MCF_DTIM3_DTRR (*(vuint32*)(&__IPSBAR[0x4C4]))
|
||||
#define MCF_DTIM3_DTCR (*(vuint32*)(&__IPSBAR[0x4C8]))
|
||||
#define MCF_DTIM3_DTCN (*(vuint32*)(&__IPSBAR[0x4CC]))
|
||||
|
||||
#define MCF_DTIM_DTMR(x) (*(vuint16*)(&__IPSBAR[0x400 + ((x)*0x40)]))
|
||||
#define MCF_DTIM_DTXMR(x) (*(vuint8 *)(&__IPSBAR[0x402 + ((x)*0x40)]))
|
||||
#define MCF_DTIM_DTER(x) (*(vuint8 *)(&__IPSBAR[0x403 + ((x)*0x40)]))
|
||||
#define MCF_DTIM_DTRR(x) (*(vuint32*)(&__IPSBAR[0x404 + ((x)*0x40)]))
|
||||
#define MCF_DTIM_DTCR(x) (*(vuint32*)(&__IPSBAR[0x408 + ((x)*0x40)]))
|
||||
#define MCF_DTIM_DTCN(x) (*(vuint32*)(&__IPSBAR[0x40C + ((x)*0x40)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_DTIM_DTMR */
|
||||
#define MCF_DTIM_DTMR_RST (0x1)
|
||||
#define MCF_DTIM_DTMR_CLK(x) (((x)&0x3)<<0x1)
|
||||
#define MCF_DTIM_DTMR_CLK_STOP (0)
|
||||
#define MCF_DTIM_DTMR_CLK_DIV1 (0x2)
|
||||
#define MCF_DTIM_DTMR_CLK_DIV16 (0x4)
|
||||
#define MCF_DTIM_DTMR_CLK_DTIN (0x6)
|
||||
#define MCF_DTIM_DTMR_FRR (0x8)
|
||||
#define MCF_DTIM_DTMR_ORRI (0x10)
|
||||
#define MCF_DTIM_DTMR_OM (0x20)
|
||||
#define MCF_DTIM_DTMR_CE(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_DTIM_DTMR_CE_NONE (0)
|
||||
#define MCF_DTIM_DTMR_CE_RISE (0x40)
|
||||
#define MCF_DTIM_DTMR_CE_FALL (0x80)
|
||||
#define MCF_DTIM_DTMR_CE_ANY (0xC0)
|
||||
#define MCF_DTIM_DTMR_PS(x) (((x)&0xFF)<<0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_DTIM_DTXMR */
|
||||
#define MCF_DTIM_DTXMR_MODE16 (0x1)
|
||||
#define MCF_DTIM_DTXMR_HALTED (0x40)
|
||||
#define MCF_DTIM_DTXMR_DMAEN (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_DTIM_DTER */
|
||||
#define MCF_DTIM_DTER_CAP (0x1)
|
||||
#define MCF_DTIM_DTER_REF (0x2)
|
||||
|
||||
/* Bit definitions and macros for MCF_DTIM_DTRR */
|
||||
#define MCF_DTIM_DTRR_REF(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_DTIM_DTCR */
|
||||
#define MCF_DTIM_DTCR_CAP(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_DTIM_DTCN */
|
||||
#define MCF_DTIM_DTCN_CNT(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_DTIM_H__ */
|
||||
@ -0,0 +1,42 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_EPHY_H__
|
||||
#define __MCF52235_EPHY_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Ethernet Physical Transceiver (EPHY)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_EPHY_EPHYCTL0 (*(vuint8 *)(&__IPSBAR[0x1E0000]))
|
||||
#define MCF_EPHY_EPHYCTL1 (*(vuint8 *)(&__IPSBAR[0x1E0001]))
|
||||
#define MCF_EPHY_EPHYSR (*(vuint8 *)(&__IPSBAR[0x1E0002]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_EPHY_EPHYCTL0 */
|
||||
#define MCF_EPHY_EPHYCTL0_EPHYIEN (0x1)
|
||||
#define MCF_EPHY_EPHYCTL0_EPHYWAI (0x4)
|
||||
#define MCF_EPHY_EPHYCTL0_LEDEN (0x8)
|
||||
#define MCF_EPHY_EPHYCTL0_DIS10 (0x10)
|
||||
#define MCF_EPHY_EPHYCTL0_DIS100 (0x20)
|
||||
#define MCF_EPHY_EPHYCTL0_ANDIS (0x40)
|
||||
#define MCF_EPHY_EPHYCTL0_EPHYEN (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPHY_EPHYCTL1 */
|
||||
#define MCF_EPHY_EPHYCTL1_PHYADD(x) (((x)&0x1F)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPHY_EPHYSR */
|
||||
#define MCF_EPHY_EPHYSR_EPHYIF (0x1)
|
||||
#define MCF_EPHY_EPHYSR_10DIS (0x10)
|
||||
#define MCF_EPHY_EPHYSR_100DIS (0x20)
|
||||
|
||||
|
||||
#endif /* __MCF52235_EPHY_H__ */
|
||||
@ -0,0 +1,220 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_EPORT_H__
|
||||
#define __MCF52235_EPORT_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Edge Port Module (EPORT)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_EPORT0_EPPAR (*(vuint16*)(&__IPSBAR[0x130000]))
|
||||
#define MCF_EPORT0_EPDDR (*(vuint8 *)(&__IPSBAR[0x130002]))
|
||||
#define MCF_EPORT0_EPIER (*(vuint8 *)(&__IPSBAR[0x130003]))
|
||||
#define MCF_EPORT0_EPDR (*(vuint8 *)(&__IPSBAR[0x130004]))
|
||||
#define MCF_EPORT0_EPPDR (*(vuint8 *)(&__IPSBAR[0x130005]))
|
||||
#define MCF_EPORT0_EPFR (*(vuint8 *)(&__IPSBAR[0x130006]))
|
||||
|
||||
#define MCF_EPORT1_EPPAR (*(vuint16*)(&__IPSBAR[0x140000]))
|
||||
#define MCF_EPORT1_EPDDR (*(vuint8 *)(&__IPSBAR[0x140002]))
|
||||
#define MCF_EPORT1_EPIER (*(vuint8 *)(&__IPSBAR[0x140003]))
|
||||
#define MCF_EPORT1_EPDR (*(vuint8 *)(&__IPSBAR[0x140004]))
|
||||
#define MCF_EPORT1_EPPDR (*(vuint8 *)(&__IPSBAR[0x140005]))
|
||||
#define MCF_EPORT1_EPFR (*(vuint8 *)(&__IPSBAR[0x140006]))
|
||||
|
||||
#define MCF_EPORT_EPPAR(x) (*(vuint16*)(&__IPSBAR[0x130000 + ((x)*0x10000)]))
|
||||
#define MCF_EPORT_EPDDR(x) (*(vuint8 *)(&__IPSBAR[0x130002 + ((x)*0x10000)]))
|
||||
#define MCF_EPORT_EPIER(x) (*(vuint8 *)(&__IPSBAR[0x130003 + ((x)*0x10000)]))
|
||||
#define MCF_EPORT_EPDR(x) (*(vuint8 *)(&__IPSBAR[0x130004 + ((x)*0x10000)]))
|
||||
#define MCF_EPORT_EPPDR(x) (*(vuint8 *)(&__IPSBAR[0x130005 + ((x)*0x10000)]))
|
||||
#define MCF_EPORT_EPFR(x) (*(vuint8 *)(&__IPSBAR[0x130006 + ((x)*0x10000)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPPAR */
|
||||
#define MCF_EPORT_EPPAR_EPPA1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_EPORT_EPPAR_EPPA1_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA1_RISING (0x4)
|
||||
#define MCF_EPORT_EPPAR_EPPA1_FALLING (0x8)
|
||||
#define MCF_EPORT_EPPAR_EPPA1_BOTH (0xC)
|
||||
#define MCF_EPORT_EPPAR_EPPA2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_EPORT_EPPAR_EPPA2_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA2_RISING (0x10)
|
||||
#define MCF_EPORT_EPPAR_EPPA2_FALLING (0x20)
|
||||
#define MCF_EPORT_EPPAR_EPPA2_BOTH (0x30)
|
||||
#define MCF_EPORT_EPPAR_EPPA3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_EPORT_EPPAR_EPPA3_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA3_RISING (0x40)
|
||||
#define MCF_EPORT_EPPAR_EPPA3_FALLING (0x80)
|
||||
#define MCF_EPORT_EPPAR_EPPA3_BOTH (0xC0)
|
||||
#define MCF_EPORT_EPPAR_EPPA4(x) (((x)&0x3)<<0x8)
|
||||
#define MCF_EPORT_EPPAR_EPPA4_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA4_RISING (0x100)
|
||||
#define MCF_EPORT_EPPAR_EPPA4_FALLING (0x200)
|
||||
#define MCF_EPORT_EPPAR_EPPA4_BOTH (0x300)
|
||||
#define MCF_EPORT_EPPAR_EPPA5(x) (((x)&0x3)<<0xA)
|
||||
#define MCF_EPORT_EPPAR_EPPA5_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA5_RISING (0x400)
|
||||
#define MCF_EPORT_EPPAR_EPPA5_FALLING (0x800)
|
||||
#define MCF_EPORT_EPPAR_EPPA5_BOTH (0xC00)
|
||||
#define MCF_EPORT_EPPAR_EPPA6(x) (((x)&0x3)<<0xC)
|
||||
#define MCF_EPORT_EPPAR_EPPA6_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA6_RISING (0x1000)
|
||||
#define MCF_EPORT_EPPAR_EPPA6_FALLING (0x2000)
|
||||
#define MCF_EPORT_EPPAR_EPPA6_BOTH (0x3000)
|
||||
#define MCF_EPORT_EPPAR_EPPA7(x) (((x)&0x3)<<0xE)
|
||||
#define MCF_EPORT_EPPAR_EPPA7_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA7_RISING (0x4000)
|
||||
#define MCF_EPORT_EPPAR_EPPA7_FALLING (0x8000)
|
||||
#define MCF_EPORT_EPPAR_EPPA7_BOTH (0xC000)
|
||||
#define MCF_EPORT_EPPAR_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_RISING (0x1)
|
||||
#define MCF_EPORT_EPPAR_FALLING (0x2)
|
||||
#define MCF_EPORT_EPPAR_BOTH (0x3)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPDDR */
|
||||
#define MCF_EPORT_EPDDR_EPDD1 (0x2)
|
||||
#define MCF_EPORT_EPDDR_EPDD2 (0x4)
|
||||
#define MCF_EPORT_EPDDR_EPDD3 (0x8)
|
||||
#define MCF_EPORT_EPDDR_EPDD4 (0x10)
|
||||
#define MCF_EPORT_EPDDR_EPDD5 (0x20)
|
||||
#define MCF_EPORT_EPDDR_EPDD6 (0x40)
|
||||
#define MCF_EPORT_EPDDR_EPDD7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPIER */
|
||||
#define MCF_EPORT_EPIER_EPIE1 (0x2)
|
||||
#define MCF_EPORT_EPIER_EPIE2 (0x4)
|
||||
#define MCF_EPORT_EPIER_EPIE3 (0x8)
|
||||
#define MCF_EPORT_EPIER_EPIE4 (0x10)
|
||||
#define MCF_EPORT_EPIER_EPIE5 (0x20)
|
||||
#define MCF_EPORT_EPIER_EPIE6 (0x40)
|
||||
#define MCF_EPORT_EPIER_EPIE7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPDR */
|
||||
#define MCF_EPORT_EPDR_EPD1 (0x2)
|
||||
#define MCF_EPORT_EPDR_EPD2 (0x4)
|
||||
#define MCF_EPORT_EPDR_EPD3 (0x8)
|
||||
#define MCF_EPORT_EPDR_EPD4 (0x10)
|
||||
#define MCF_EPORT_EPDR_EPD5 (0x20)
|
||||
#define MCF_EPORT_EPDR_EPD6 (0x40)
|
||||
#define MCF_EPORT_EPDR_EPD7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPPDR */
|
||||
#define MCF_EPORT_EPPDR_EPPD1 (0x2)
|
||||
#define MCF_EPORT_EPPDR_EPPD2 (0x4)
|
||||
#define MCF_EPORT_EPPDR_EPPD3 (0x8)
|
||||
#define MCF_EPORT_EPPDR_EPPD4 (0x10)
|
||||
#define MCF_EPORT_EPPDR_EPPD5 (0x20)
|
||||
#define MCF_EPORT_EPPDR_EPPD6 (0x40)
|
||||
#define MCF_EPORT_EPPDR_EPPD7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPFR */
|
||||
#define MCF_EPORT_EPFR_EPF1 (0x2)
|
||||
#define MCF_EPORT_EPFR_EPF2 (0x4)
|
||||
#define MCF_EPORT_EPFR_EPF3 (0x8)
|
||||
#define MCF_EPORT_EPFR_EPF4 (0x10)
|
||||
#define MCF_EPORT_EPFR_EPF5 (0x20)
|
||||
#define MCF_EPORT_EPFR_EPF6 (0x40)
|
||||
#define MCF_EPORT_EPFR_EPF7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPPAR */
|
||||
#define MCF_EPORT_EPPAR_EPPA8(x) (((x)&0x3)<<0)
|
||||
#define MCF_EPORT_EPPAR_EPPA8_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA8_RISING (0x1)
|
||||
#define MCF_EPORT_EPPAR_EPPA8_FALLING (0x2)
|
||||
#define MCF_EPORT_EPPAR_EPPA8_BOTH (0x3)
|
||||
#define MCF_EPORT_EPPAR_EPPA9(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_EPORT_EPPAR_EPPA9_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA9_RISING (0x4)
|
||||
#define MCF_EPORT_EPPAR_EPPA9_FALLING (0x8)
|
||||
#define MCF_EPORT_EPPAR_EPPA9_BOTH (0xC)
|
||||
#define MCF_EPORT_EPPAR_EPPA10(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_EPORT_EPPAR_EPPA10_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA10_RISING (0x10)
|
||||
#define MCF_EPORT_EPPAR_EPPA10_FALLING (0x20)
|
||||
#define MCF_EPORT_EPPAR_EPPA10_BOTH (0x30)
|
||||
#define MCF_EPORT_EPPAR_EPPA11(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_EPORT_EPPAR_EPPA11_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA11_RISING (0x40)
|
||||
#define MCF_EPORT_EPPAR_EPPA11_FALLING (0x80)
|
||||
#define MCF_EPORT_EPPAR_EPPA11_BOTH (0xC0)
|
||||
#define MCF_EPORT_EPPAR_EPPA12(x) (((x)&0x3)<<0x8)
|
||||
#define MCF_EPORT_EPPAR_EPPA12_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA12_RISING (0x100)
|
||||
#define MCF_EPORT_EPPAR_EPPA12_FALLING (0x200)
|
||||
#define MCF_EPORT_EPPAR_EPPA12_BOTH (0x300)
|
||||
#define MCF_EPORT_EPPAR_EPPA13(x) (((x)&0x3)<<0xA)
|
||||
#define MCF_EPORT_EPPAR_EPPA13_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA13_RISING (0x400)
|
||||
#define MCF_EPORT_EPPAR_EPPA13_FALLING (0x800)
|
||||
#define MCF_EPORT_EPPAR_EPPA13_BOTH (0xC00)
|
||||
#define MCF_EPORT_EPPAR_EPPA14(x) (((x)&0x3)<<0xC)
|
||||
#define MCF_EPORT_EPPAR_EPPA14_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA14_RISING (0x1000)
|
||||
#define MCF_EPORT_EPPAR_EPPA14_FALLING (0x2000)
|
||||
#define MCF_EPORT_EPPAR_EPPA14_BOTH (0x3000)
|
||||
#define MCF_EPORT_EPPAR_EPPA15(x) (((x)&0x3)<<0xE)
|
||||
#define MCF_EPORT_EPPAR_EPPA15_LEVEL (0)
|
||||
#define MCF_EPORT_EPPAR_EPPA15_RISING (0x4000)
|
||||
#define MCF_EPORT_EPPAR_EPPA15_FALLING (0x8000)
|
||||
#define MCF_EPORT_EPPAR_EPPA15_BOTH (0xC000)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPDDR */
|
||||
#define MCF_EPORT_EPDDR_EPDD8 (0x1)
|
||||
#define MCF_EPORT_EPDDR_EPDD9 (0x2)
|
||||
#define MCF_EPORT_EPDDR_EPDD10 (0x4)
|
||||
#define MCF_EPORT_EPDDR_EPDD11 (0x8)
|
||||
#define MCF_EPORT_EPDDR_EPDD12 (0x10)
|
||||
#define MCF_EPORT_EPDDR_EPDD13 (0x20)
|
||||
#define MCF_EPORT_EPDDR_EPDD14 (0x40)
|
||||
#define MCF_EPORT_EPDDR_EPDD15 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPIER */
|
||||
#define MCF_EPORT_EPIER_EPIE8 (0x1)
|
||||
#define MCF_EPORT_EPIER_EPIE9 (0x2)
|
||||
#define MCF_EPORT_EPIER_EPIE10 (0x4)
|
||||
#define MCF_EPORT_EPIER_EPIE11 (0x8)
|
||||
#define MCF_EPORT_EPIER_EPIE12 (0x10)
|
||||
#define MCF_EPORT_EPIER_EPIE13 (0x20)
|
||||
#define MCF_EPORT_EPIER_EPIE14 (0x40)
|
||||
#define MCF_EPORT_EPIER_EPIE15 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPDR */
|
||||
#define MCF_EPORT_EPDR_EPD8 (0x1)
|
||||
#define MCF_EPORT_EPDR_EPD9 (0x2)
|
||||
#define MCF_EPORT_EPDR_EPD10 (0x4)
|
||||
#define MCF_EPORT_EPDR_EPD11 (0x8)
|
||||
#define MCF_EPORT_EPDR_EPD12 (0x10)
|
||||
#define MCF_EPORT_EPDR_EPD13 (0x20)
|
||||
#define MCF_EPORT_EPDR_EPD14 (0x40)
|
||||
#define MCF_EPORT_EPDR_EPD15 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPPDR */
|
||||
#define MCF_EPORT_EPPDR_EPPD8 (0x1)
|
||||
#define MCF_EPORT_EPPDR_EPPD9 (0x2)
|
||||
#define MCF_EPORT_EPPDR_EPPD10 (0x4)
|
||||
#define MCF_EPORT_EPPDR_EPPD11 (0x8)
|
||||
#define MCF_EPORT_EPPDR_EPPD12 (0x10)
|
||||
#define MCF_EPORT_EPPDR_EPPD13 (0x20)
|
||||
#define MCF_EPORT_EPPDR_EPPD14 (0x40)
|
||||
#define MCF_EPORT_EPPDR_EPPD15 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_EPORT_EPFR */
|
||||
#define MCF_EPORT_EPFR_EPF8 (0x1)
|
||||
#define MCF_EPORT_EPFR_EPF9 (0x2)
|
||||
#define MCF_EPORT_EPFR_EPF10 (0x4)
|
||||
#define MCF_EPORT_EPFR_EPF11 (0x8)
|
||||
#define MCF_EPORT_EPFR_EPF12 (0x10)
|
||||
#define MCF_EPORT_EPFR_EPF13 (0x20)
|
||||
#define MCF_EPORT_EPFR_EPF14 (0x40)
|
||||
#define MCF_EPORT_EPFR_EPF15 (0x80)
|
||||
|
||||
|
||||
#endif /* __MCF52235_EPORT_H__ */
|
||||
@ -0,0 +1,385 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_FEC_H__
|
||||
#define __MCF52235_FEC_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Fast Ethernet Controller(FEC)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_FEC_EIR (*(vuint32*)(&__IPSBAR[0x1004]))
|
||||
#define MCF_FEC_EIMR (*(vuint32*)(&__IPSBAR[0x1008]))
|
||||
#define MCF_FEC_RDAR (*(vuint32*)(&__IPSBAR[0x1010]))
|
||||
#define MCF_FEC_TDAR (*(vuint32*)(&__IPSBAR[0x1014]))
|
||||
#define MCF_FEC_ECR (*(vuint32*)(&__IPSBAR[0x1024]))
|
||||
#define MCF_FEC_MMFR (*(vuint32*)(&__IPSBAR[0x1040]))
|
||||
#define MCF_FEC_MSCR (*(vuint32*)(&__IPSBAR[0x1044]))
|
||||
#define MCF_FEC_MIBC (*(vuint32*)(&__IPSBAR[0x1064]))
|
||||
#define MCF_FEC_RCR (*(vuint32*)(&__IPSBAR[0x1084]))
|
||||
#define MCF_FEC_TCR (*(vuint32*)(&__IPSBAR[0x10C4]))
|
||||
#define MCF_FEC_PALR (*(vuint32*)(&__IPSBAR[0x10E4]))
|
||||
#define MCF_FEC_PAUR (*(vuint32*)(&__IPSBAR[0x10E8]))
|
||||
#define MCF_FEC_OPD (*(vuint32*)(&__IPSBAR[0x10EC]))
|
||||
#define MCF_FEC_IAUR (*(vuint32*)(&__IPSBAR[0x1118]))
|
||||
#define MCF_FEC_IALR (*(vuint32*)(&__IPSBAR[0x111C]))
|
||||
#define MCF_FEC_GAUR (*(vuint32*)(&__IPSBAR[0x1120]))
|
||||
#define MCF_FEC_GALR (*(vuint32*)(&__IPSBAR[0x1124]))
|
||||
#define MCF_FEC_TFWR (*(vuint32*)(&__IPSBAR[0x1144]))
|
||||
#define MCF_FEC_FRBR (*(vuint32*)(&__IPSBAR[0x114C]))
|
||||
#define MCF_FEC_FRSR (*(vuint32*)(&__IPSBAR[0x1150]))
|
||||
#define MCF_FEC_ERDSR (*(vuint32*)(&__IPSBAR[0x1180]))
|
||||
#define MCF_FEC_ETSDR (*(vuint32*)(&__IPSBAR[0x1184]))
|
||||
#define MCF_FEC_EMRBR (*(vuint32*)(&__IPSBAR[0x1188]))
|
||||
#define MCF_FEC_RMON_T_DROP (*(vuint32*)(&__IPSBAR[0x1200]))
|
||||
#define MCF_FEC_RMON_T_PACKETS (*(vuint32*)(&__IPSBAR[0x1204]))
|
||||
#define MCF_FEC_RMON_T_BC_PKT (*(vuint32*)(&__IPSBAR[0x1208]))
|
||||
#define MCF_FEC_RMON_T_MC_PKT (*(vuint32*)(&__IPSBAR[0x120C]))
|
||||
#define MCF_FEC_RMON_T_CRC_ALIGN (*(vuint32*)(&__IPSBAR[0x1210]))
|
||||
#define MCF_FEC_RMON_T_UNDERSIZE (*(vuint32*)(&__IPSBAR[0x1214]))
|
||||
#define MCF_FEC_RMON_T_OVERSIZE (*(vuint32*)(&__IPSBAR[0x1218]))
|
||||
#define MCF_FEC_RMON_T_FRAG (*(vuint32*)(&__IPSBAR[0x121C]))
|
||||
#define MCF_FEC_RMON_T_JAB (*(vuint32*)(&__IPSBAR[0x1220]))
|
||||
#define MCF_FEC_RMON_T_COL (*(vuint32*)(&__IPSBAR[0x1224]))
|
||||
#define MCF_FEC_RMON_T_P64 (*(vuint32*)(&__IPSBAR[0x1228]))
|
||||
#define MCF_FEC_RMON_T_P65TO127 (*(vuint32*)(&__IPSBAR[0x122C]))
|
||||
#define MCF_FEC_RMON_T_P128TO255 (*(vuint32*)(&__IPSBAR[0x1230]))
|
||||
#define MCF_FEC_RMON_T_P256TO511 (*(vuint32*)(&__IPSBAR[0x1234]))
|
||||
#define MCF_FEC_RMON_T_P512TO1023 (*(vuint32*)(&__IPSBAR[0x1238]))
|
||||
#define MCF_FEC_RMON_T_P1024TO2047 (*(vuint32*)(&__IPSBAR[0x123C]))
|
||||
#define MCF_FEC_RMON_T_P_GTE2048 (*(vuint32*)(&__IPSBAR[0x1240]))
|
||||
#define MCF_FEC_RMON_T_OCTETS (*(vuint32*)(&__IPSBAR[0x1244]))
|
||||
#define MCF_FEC_IEEE_T_DROP (*(vuint32*)(&__IPSBAR[0x1248]))
|
||||
#define MCF_FEC_IEEE_T_FRAME_OK (*(vuint32*)(&__IPSBAR[0x124C]))
|
||||
#define MCF_FEC_IEEE_T_1COL (*(vuint32*)(&__IPSBAR[0x1250]))
|
||||
#define MCF_FEC_IEEE_T_MCOL (*(vuint32*)(&__IPSBAR[0x1254]))
|
||||
#define MCF_FEC_IEEE_T_DEF (*(vuint32*)(&__IPSBAR[0x1258]))
|
||||
#define MCF_FEC_IEEE_T_LCOL (*(vuint32*)(&__IPSBAR[0x125C]))
|
||||
#define MCF_FEC_IEEE_T_EXCOL (*(vuint32*)(&__IPSBAR[0x1260]))
|
||||
#define MCF_FEC_IEEE_T_MACERR (*(vuint32*)(&__IPSBAR[0x1264]))
|
||||
#define MCF_FEC_IEEE_T_CSERR (*(vuint32*)(&__IPSBAR[0x1268]))
|
||||
#define MCF_FEC_IEEE_T_SQE (*(vuint32*)(&__IPSBAR[0x126C]))
|
||||
#define MCF_FEC_IEEE_T_FDXFC (*(vuint32*)(&__IPSBAR[0x1270]))
|
||||
#define MCF_FEC_IEEE_T_OCTETS_OK (*(vuint32*)(&__IPSBAR[0x1274]))
|
||||
#define MCF_FEC_RMON_R_PACKETS (*(vuint32*)(&__IPSBAR[0x1284]))
|
||||
#define MCF_FEC_RMON_R_BC_PKT (*(vuint32*)(&__IPSBAR[0x1288]))
|
||||
#define MCF_FEC_RMON_R_MC_PKT (*(vuint32*)(&__IPSBAR[0x128C]))
|
||||
#define MCF_FEC_RMON_R_CRC_ALIGN (*(vuint32*)(&__IPSBAR[0x1290]))
|
||||
#define MCF_FEC_RMON_R_UNDERSIZE (*(vuint32*)(&__IPSBAR[0x1294]))
|
||||
#define MCF_FEC_RMON_R_OVERSIZE (*(vuint32*)(&__IPSBAR[0x1298]))
|
||||
#define MCF_FEC_RMON_R_FRAG (*(vuint32*)(&__IPSBAR[0x129C]))
|
||||
#define MCF_FEC_RMON_R_JAB (*(vuint32*)(&__IPSBAR[0x12A0]))
|
||||
#define MCF_FEC_RMON_R_RESVD_0 (*(vuint32*)(&__IPSBAR[0x12A4]))
|
||||
#define MCF_FEC_RMON_R_P64 (*(vuint32*)(&__IPSBAR[0x12A8]))
|
||||
#define MCF_FEC_RMON_R_P65TO127 (*(vuint32*)(&__IPSBAR[0x12AC]))
|
||||
#define MCF_FEC_RMON_R_P128TO255 (*(vuint32*)(&__IPSBAR[0x12B0]))
|
||||
#define MCF_FEC_RMON_R_P256TO511 (*(vuint32*)(&__IPSBAR[0x12B4]))
|
||||
#define MCF_FEC_RMON_R_P512TO1023 (*(vuint32*)(&__IPSBAR[0x12B8]))
|
||||
#define MCF_FEC_RMON_R_P1024TO2047 (*(vuint32*)(&__IPSBAR[0x12BC]))
|
||||
#define MCF_FEC_RMON_R_P_GTE2048 (*(vuint32*)(&__IPSBAR[0x12C0]))
|
||||
#define MCF_FEC_RMON_R_OCTETS (*(vuint32*)(&__IPSBAR[0x12C4]))
|
||||
#define MCF_FEC_IEEE_R_DROP (*(vuint32*)(&__IPSBAR[0x12C8]))
|
||||
#define MCF_FEC_IEEE_R_FRAME_OK (*(vuint32*)(&__IPSBAR[0x12CC]))
|
||||
#define MCF_FEC_IEEE_R_CRC (*(vuint32*)(&__IPSBAR[0x12D0]))
|
||||
#define MCF_FEC_IEEE_R_ALIGN (*(vuint32*)(&__IPSBAR[0x12D4]))
|
||||
#define MCF_FEC_IEEE_R_MACERR (*(vuint32*)(&__IPSBAR[0x12D8]))
|
||||
#define MCF_FEC_IEEE_R_FDXFC (*(vuint32*)(&__IPSBAR[0x12DC]))
|
||||
#define MCF_FEC_IEEE_R_OCTETS_OK (*(vuint32*)(&__IPSBAR[0x12E0]))
|
||||
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_EIR */
|
||||
#define MCF_FEC_EIR_UN (0x80000)
|
||||
#define MCF_FEC_EIR_RL (0x100000)
|
||||
#define MCF_FEC_EIR_LC (0x200000)
|
||||
#define MCF_FEC_EIR_EBERR (0x400000)
|
||||
#define MCF_FEC_EIR_MII (0x800000)
|
||||
#define MCF_FEC_EIR_RXB (0x1000000)
|
||||
#define MCF_FEC_EIR_RXF (0x2000000)
|
||||
#define MCF_FEC_EIR_TXB (0x4000000)
|
||||
#define MCF_FEC_EIR_TXF (0x8000000)
|
||||
#define MCF_FEC_EIR_GRA (0x10000000)
|
||||
#define MCF_FEC_EIR_BABT (0x20000000)
|
||||
#define MCF_FEC_EIR_BABR (0x40000000)
|
||||
#define MCF_FEC_EIR_HBERR (0x80000000)
|
||||
#define MCF_FEC_EIR_CLEAR_ALL (0xFFFFFFFF)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_EIMR */
|
||||
#define MCF_FEC_EIMR_UN (0x80000)
|
||||
#define MCF_FEC_EIMR_RL (0x100000)
|
||||
#define MCF_FEC_EIMR_LC (0x200000)
|
||||
#define MCF_FEC_EIMR_EBERR (0x400000)
|
||||
#define MCF_FEC_EIMR_MII (0x800000)
|
||||
#define MCF_FEC_EIMR_RXB (0x1000000)
|
||||
#define MCF_FEC_EIMR_RXF (0x2000000)
|
||||
#define MCF_FEC_EIMR_TXB (0x4000000)
|
||||
#define MCF_FEC_EIMR_TXF (0x8000000)
|
||||
#define MCF_FEC_EIMR_GRA (0x10000000)
|
||||
#define MCF_FEC_EIMR_BABT (0x20000000)
|
||||
#define MCF_FEC_EIMR_BABR (0x40000000)
|
||||
#define MCF_FEC_EIMR_HBERR (0x80000000)
|
||||
#define MCF_FEC_EIMR_MASK_ALL (0)
|
||||
#define MCF_FEC_EIMR_UNMASK_ALL (0xFFFFFFFF)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RDAR */
|
||||
#define MCF_FEC_RDAR_R_DES_ACTIVE (0x1000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_TDAR */
|
||||
#define MCF_FEC_TDAR_X_DES_ACTIVE (0x1000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_ECR */
|
||||
#define MCF_FEC_ECR_RESET (0x1)
|
||||
#define MCF_FEC_ECR_ETHER_EN (0x2)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_MMFR */
|
||||
#define MCF_FEC_MMFR_DATA(x) (((x)&0xFFFF)<<0)
|
||||
#define MCF_FEC_MMFR_TA(x) (((x)&0x3)<<0x10)
|
||||
#define MCF_FEC_MMFR_TA_10 (0x20000)
|
||||
#define MCF_FEC_MMFR_RA(x) (((x)&0x1F)<<0x12)
|
||||
#define MCF_FEC_MMFR_PA(x) (((x)&0x1F)<<0x17)
|
||||
#define MCF_FEC_MMFR_OP(x) (((x)&0x3)<<0x1C)
|
||||
#define MCF_FEC_MMFR_OP_READ (0x20000000)
|
||||
#define MCF_FEC_MMFR_OP_WRITE (0x10000000)
|
||||
#define MCF_FEC_MMFR_ST(x) (((x)&0x3)<<0x1E)
|
||||
#define MCF_FEC_MMFR_ST_01 (0x40000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_MSCR */
|
||||
#define MCF_FEC_MSCR_MII_SPEED(x) (((x)&0x3F)<<0x1)
|
||||
#define MCF_FEC_MSCR_DIS_PREAMBLE (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_MIBC */
|
||||
#define MCF_FEC_MIBC_MIB_IDLE (0x40000000)
|
||||
#define MCF_FEC_MIBC_MIB_DISABLE (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RCR */
|
||||
#define MCF_FEC_RCR_LOOP (0x1)
|
||||
#define MCF_FEC_RCR_DRT (0x2)
|
||||
#define MCF_FEC_RCR_MII_MODE (0x4)
|
||||
#define MCF_FEC_RCR_PROM (0x8)
|
||||
#define MCF_FEC_RCR_BC_REJ (0x10)
|
||||
#define MCF_FEC_RCR_FCE (0x20)
|
||||
#define MCF_FEC_RCR_MAX_FL(x) (((x)&0x7FF)<<0x10)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_TCR */
|
||||
#define MCF_FEC_TCR_GTS (0x1)
|
||||
#define MCF_FEC_TCR_HBC (0x2)
|
||||
#define MCF_FEC_TCR_FDEN (0x4)
|
||||
#define MCF_FEC_TCR_TFC_PAUSE (0x8)
|
||||
#define MCF_FEC_TCR_RFC_PAUSE (0x10)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_PALR */
|
||||
#define MCF_FEC_PALR_PADDR1(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_PAUR */
|
||||
#define MCF_FEC_PAUR_TYPE(x) (((x)&0xFFFF)<<0)
|
||||
#define MCF_FEC_PAUR_PADDR2(x) (((x)&0xFFFF)<<0x10)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_OPD */
|
||||
#define MCF_FEC_OPD_PAUSE_DUR(x) (((x)&0xFFFF)<<0)
|
||||
#define MCF_FEC_OPD_OPCODE(x) (((x)&0xFFFF)<<0x10)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IAUR */
|
||||
#define MCF_FEC_IAUR_IADDR1(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IALR */
|
||||
#define MCF_FEC_IALR_IADDR2(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_GAUR */
|
||||
#define MCF_FEC_GAUR_GADDR1(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_GALR */
|
||||
#define MCF_FEC_GALR_GADDR2(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_TFWR */
|
||||
#define MCF_FEC_TFWR_X_WMRK(x) (((x)&0x3)<<0)
|
||||
#define MCF_FEC_TFWR_X_WMRK_64 (0)
|
||||
#define MCF_FEC_TFWR_X_WMRK_128 (0x2)
|
||||
#define MCF_FEC_TFWR_X_WMRK_192 (0x3)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_FRBR */
|
||||
#define MCF_FEC_FRBR_R_BOUND(x) (((x)&0xFF)<<0x2)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_FRSR */
|
||||
#define MCF_FEC_FRSR_R_FSTART(x) (((x)&0xFF)<<0x2)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_ERDSR */
|
||||
#define MCF_FEC_ERDSR_R_DES_START(x) (((x)&0x3FFFFFFF)<<0x2)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_ETSDR */
|
||||
#define MCF_FEC_ETSDR_X_DES_START(x) (((x)&0x3FFFFFFF)<<0x2)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_EMRBR */
|
||||
#define MCF_FEC_EMRBR_R_BUF_SIZE(x) (((x)&0x7F)<<0x4)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_DROP */
|
||||
#define MCF_FEC_RMON_T_DROP_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_PACKETS */
|
||||
#define MCF_FEC_RMON_T_PACKETS_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_BC_PKT */
|
||||
#define MCF_FEC_RMON_T_BC_PKT_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_MC_PKT */
|
||||
#define MCF_FEC_RMON_T_MC_PKT_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_CRC_ALIGN */
|
||||
#define MCF_FEC_RMON_T_CRC_ALIGN_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_UNDERSIZE */
|
||||
#define MCF_FEC_RMON_T_UNDERSIZE_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_OVERSIZE */
|
||||
#define MCF_FEC_RMON_T_OVERSIZE_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_FRAG */
|
||||
#define MCF_FEC_RMON_T_FRAG_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_JAB */
|
||||
#define MCF_FEC_RMON_T_JAB_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_COL */
|
||||
#define MCF_FEC_RMON_T_COL_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_P64 */
|
||||
#define MCF_FEC_RMON_T_P64_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_P65TO127 */
|
||||
#define MCF_FEC_RMON_T_P65TO127_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_P128TO255 */
|
||||
#define MCF_FEC_RMON_T_P128TO255_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_P256TO511 */
|
||||
#define MCF_FEC_RMON_T_P256TO511_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_P512TO1023 */
|
||||
#define MCF_FEC_RMON_T_P512TO1023_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_P1024TO2047 */
|
||||
#define MCF_FEC_RMON_T_P1024TO2047_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_P_GTE2048 */
|
||||
#define MCF_FEC_RMON_T_P_GTE2048_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_T_OCTETS */
|
||||
#define MCF_FEC_RMON_T_OCTETS_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_DROP */
|
||||
#define MCF_FEC_IEEE_T_DROP_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_FRAME_OK */
|
||||
#define MCF_FEC_IEEE_T_FRAME_OK_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_1COL */
|
||||
#define MCF_FEC_IEEE_T_1COL_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_MCOL */
|
||||
#define MCF_FEC_IEEE_T_MCOL_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_DEF */
|
||||
#define MCF_FEC_IEEE_T_DEF_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_LCOL */
|
||||
#define MCF_FEC_IEEE_T_LCOL_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_EXCOL */
|
||||
#define MCF_FEC_IEEE_T_EXCOL_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_MACERR */
|
||||
#define MCF_FEC_IEEE_T_MACERR_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_CSERR */
|
||||
#define MCF_FEC_IEEE_T_CSERR_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_SQE */
|
||||
#define MCF_FEC_IEEE_T_SQE_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_FDXFC */
|
||||
#define MCF_FEC_IEEE_T_FDXFC_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_T_OCTETS_OK */
|
||||
#define MCF_FEC_IEEE_T_OCTETS_OK_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_PACKETS */
|
||||
#define MCF_FEC_RMON_R_PACKETS_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_BC_PKT */
|
||||
#define MCF_FEC_RMON_R_BC_PKT_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_MC_PKT */
|
||||
#define MCF_FEC_RMON_R_MC_PKT_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_CRC_ALIGN */
|
||||
#define MCF_FEC_RMON_R_CRC_ALIGN_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_UNDERSIZE */
|
||||
#define MCF_FEC_RMON_R_UNDERSIZE_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_OVERSIZE */
|
||||
#define MCF_FEC_RMON_R_OVERSIZE_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_FRAG */
|
||||
#define MCF_FEC_RMON_R_FRAG_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_JAB */
|
||||
#define MCF_FEC_RMON_R_JAB_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_RESVD_0 */
|
||||
#define MCF_FEC_RMON_R_RESVD_0_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_P64 */
|
||||
#define MCF_FEC_RMON_R_P64_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_P65TO127 */
|
||||
#define MCF_FEC_RMON_R_P65TO127_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_P128TO255 */
|
||||
#define MCF_FEC_RMON_R_P128TO255_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_P256TO511 */
|
||||
#define MCF_FEC_RMON_R_P256TO511_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_P512TO1023 */
|
||||
#define MCF_FEC_RMON_R_P512TO1023_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_P1024TO2047 */
|
||||
#define MCF_FEC_RMON_R_P1024TO2047_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_P_GTE2048 */
|
||||
#define MCF_FEC_RMON_R_P_GTE2048_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_RMON_R_OCTETS */
|
||||
#define MCF_FEC_RMON_R_OCTETS_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_R_DROP */
|
||||
#define MCF_FEC_IEEE_R_DROP_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_R_FRAME_OK */
|
||||
#define MCF_FEC_IEEE_R_FRAME_OK_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_R_CRC */
|
||||
#define MCF_FEC_IEEE_R_CRC_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_R_ALIGN */
|
||||
#define MCF_FEC_IEEE_R_ALIGN_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_R_MACERR */
|
||||
#define MCF_FEC_IEEE_R_MACERR_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_R_FDXFC */
|
||||
#define MCF_FEC_IEEE_R_FDXFC_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FEC_IEEE_R_OCTETS_OK */
|
||||
#define MCF_FEC_IEEE_R_OCTETS_OK_Value(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_FEC_H__ */
|
||||
@ -0,0 +1,132 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_FlexCAN_H__
|
||||
#define __MCF52235_FlexCAN_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Flex Controller Area Network (FlexCAN)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_FlexCAN_CANMCR (*(vuint32*)(&__IPSBAR[0x1C0000]))
|
||||
#define MCF_FlexCAN_CANCTRL (*(vuint32*)(&__IPSBAR[0x1C0004]))
|
||||
#define MCF_FlexCAN_TIMER (*(vuint32*)(&__IPSBAR[0x1C0008]))
|
||||
#define MCF_FlexCAN_RXGMASK (*(vuint32*)(&__IPSBAR[0x1C0010]))
|
||||
#define MCF_FlexCAN_RX14MASK (*(vuint32*)(&__IPSBAR[0x1C0014]))
|
||||
#define MCF_FlexCAN_RX15MASK (*(vuint32*)(&__IPSBAR[0x1C0018]))
|
||||
#define MCF_FlexCAN_ERRCNT (*(vuint32*)(&__IPSBAR[0x1C001C]))
|
||||
#define MCF_FlexCAN_ERRSTAT (*(vuint32*)(&__IPSBAR[0x1C0020]))
|
||||
#define MCF_FlexCAN_IMASK (*(vuint32*)(&__IPSBAR[0x1C0028]))
|
||||
#define MCF_FlexCAN_IFLAG (*(vuint32*)(&__IPSBAR[0x1C0030]))
|
||||
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_CANMCR */
|
||||
#define MCF_FlexCAN_CANMCR_MAXMB(x) (((x)&0xF)<<0)
|
||||
#define MCF_FlexCAN_CANMCR_LPMACK (0x100000)
|
||||
#define MCF_FlexCAN_CANMCR_SUPV (0x800000)
|
||||
#define MCF_FlexCAN_CANMCR_FRZACK (0x1000000)
|
||||
#define MCF_FlexCAN_CANMCR_SOFTRST (0x2000000)
|
||||
#define MCF_FlexCAN_CANMCR_NOTRDY (0x8000000)
|
||||
#define MCF_FlexCAN_CANMCR_HALT (0x10000000)
|
||||
#define MCF_FlexCAN_CANMCR_FRZ (0x40000000)
|
||||
#define MCF_FlexCAN_CANMCR_MDIS (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_CANCTRL */
|
||||
#define MCF_FlexCAN_CANCTRL_PROPSEG(x) (((x)&0x7)<<0)
|
||||
#define MCF_FlexCAN_CANCTRL_LOM (0x8)
|
||||
#define MCF_FlexCAN_CANCTRL_LBUF (0x10)
|
||||
#define MCF_FlexCAN_CANCTRL_TSYNC (0x20)
|
||||
#define MCF_FlexCAN_CANCTRL_BOFFREC (0x40)
|
||||
#define MCF_FlexCAN_CANCTRL_SAMP (0x80)
|
||||
#define MCF_FlexCAN_CANCTRL_LPB (0x1000)
|
||||
#define MCF_FlexCAN_CANCTRL_CLK_SRC (0x2000)
|
||||
#define MCF_FlexCAN_CANCTRL_ERRMSK (0x4000)
|
||||
#define MCF_FlexCAN_CANCTRL_BOFFMSK (0x8000)
|
||||
#define MCF_FlexCAN_CANCTRL_PSEG2(x) (((x)&0x7)<<0x10)
|
||||
#define MCF_FlexCAN_CANCTRL_PSEG1(x) (((x)&0x7)<<0x13)
|
||||
#define MCF_FlexCAN_CANCTRL_RJW(x) (((x)&0x3)<<0x16)
|
||||
#define MCF_FlexCAN_CANCTRL_PRESDIV(x) (((x)&0xFF)<<0x18)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_TIMER */
|
||||
#define MCF_FlexCAN_TIMER_TIMER(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_RXGMASK */
|
||||
#define MCF_FlexCAN_RXGMASK_MI(x) (((x)&0x1FFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_RX14MASK */
|
||||
#define MCF_FlexCAN_RX14MASK_MI(x) (((x)&0x1FFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_RX15MASK */
|
||||
#define MCF_FlexCAN_RX15MASK_MI(x) (((x)&0x1FFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_ERRCNT */
|
||||
#define MCF_FlexCAN_ERRCNT_TXECTR(x) (((x)&0xFF)<<0)
|
||||
#define MCF_FlexCAN_ERRCNT_RXECTR(x) (((x)&0xFF)<<0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_ERRSTAT */
|
||||
#define MCF_FlexCAN_ERRSTAT_ERRINT (0x2)
|
||||
#define MCF_FlexCAN_ERRSTAT_BOFFINT (0x4)
|
||||
#define MCF_FlexCAN_ERRSTAT_FLTCONF(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_FlexCAN_ERRSTAT_FLTCONF_ACTIVE (0)
|
||||
#define MCF_FlexCAN_ERRSTAT_FLTCONF_PASSIVE (0x10)
|
||||
#define MCF_FlexCAN_ERRSTAT_FLTCONF_BUSOFF (0x20)
|
||||
#define MCF_FlexCAN_ERRSTAT_TXRX (0x40)
|
||||
#define MCF_FlexCAN_ERRSTAT_IDLE (0x80)
|
||||
#define MCF_FlexCAN_ERRSTAT_RXWRN (0x100)
|
||||
#define MCF_FlexCAN_ERRSTAT_TXWRN (0x200)
|
||||
#define MCF_FlexCAN_ERRSTAT_STFERR (0x400)
|
||||
#define MCF_FlexCAN_ERRSTAT_FRMERR (0x800)
|
||||
#define MCF_FlexCAN_ERRSTAT_CRCERR (0x1000)
|
||||
#define MCF_FlexCAN_ERRSTAT_ACKERR (0x2000)
|
||||
#define MCF_FlexCAN_ERRSTAT_BIT0ERR (0x4000)
|
||||
#define MCF_FlexCAN_ERRSTAT_BIT1ERR (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_IMASK */
|
||||
#define MCF_FlexCAN_IMASK_BUF0M (0x1)
|
||||
#define MCF_FlexCAN_IMASK_BUF1M (0x2)
|
||||
#define MCF_FlexCAN_IMASK_BUF2M (0x4)
|
||||
#define MCF_FlexCAN_IMASK_BUF3M (0x8)
|
||||
#define MCF_FlexCAN_IMASK_BUF4M (0x10)
|
||||
#define MCF_FlexCAN_IMASK_BUF5M (0x20)
|
||||
#define MCF_FlexCAN_IMASK_BUF6M (0x40)
|
||||
#define MCF_FlexCAN_IMASK_BUF7M (0x80)
|
||||
#define MCF_FlexCAN_IMASK_BUF8M (0x100)
|
||||
#define MCF_FlexCAN_IMASK_BUF9M (0x200)
|
||||
#define MCF_FlexCAN_IMASK_BUF10M (0x400)
|
||||
#define MCF_FlexCAN_IMASK_BUF11M (0x800)
|
||||
#define MCF_FlexCAN_IMASK_BUF12M (0x1000)
|
||||
#define MCF_FlexCAN_IMASK_BUF13M (0x2000)
|
||||
#define MCF_FlexCAN_IMASK_BUF14M (0x4000)
|
||||
#define MCF_FlexCAN_IMASK_BUF15M (0x8000)
|
||||
#define MCF_FlexCAN_IMASK_BUF(x) (0x1<<(x))
|
||||
|
||||
/* Bit definitions and macros for MCF_FlexCAN_IFLAG */
|
||||
#define MCF_FlexCAN_IFLAG_BUF0I (0x1)
|
||||
#define MCF_FlexCAN_IFLAG_BUF1I (0x2)
|
||||
#define MCF_FlexCAN_IFLAG_BUF2I (0x4)
|
||||
#define MCF_FlexCAN_IFLAG_BUF3I (0x8)
|
||||
#define MCF_FlexCAN_IFLAG_BUF4I (0x10)
|
||||
#define MCF_FlexCAN_IFLAG_BUF5I (0x20)
|
||||
#define MCF_FlexCAN_IFLAG_BUF6I (0x40)
|
||||
#define MCF_FlexCAN_IFLAG_BUF7I (0x80)
|
||||
#define MCF_FlexCAN_IFLAG_BUF8I (0x100)
|
||||
#define MCF_FlexCAN_IFLAG_BUF9I (0x200)
|
||||
#define MCF_FlexCAN_IFLAG_BUF10I (0x400)
|
||||
#define MCF_FlexCAN_IFLAG_BUF11I (0x800)
|
||||
#define MCF_FlexCAN_IFLAG_BUF12I (0x1000)
|
||||
#define MCF_FlexCAN_IFLAG_BUF13I (0x2000)
|
||||
#define MCF_FlexCAN_IFLAG_BUF14I (0x4000)
|
||||
#define MCF_FlexCAN_IFLAG_BUF15I (0x8000)
|
||||
#define MCF_FlexCAN_IFLAG_BUF(x) (0x1<<(x))
|
||||
|
||||
|
||||
#endif /* __MCF52235_FlexCAN_H__ */
|
||||
@ -0,0 +1,37 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_GIACR_H__
|
||||
#define __MCF52235_GIACR_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Global Interrupt Acknowledge Control Registers Module (GIACR)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_GIACR_GSWIACK (*(vuint8 *)(&__IPSBAR[0xFE0]))
|
||||
#define MCF_GIACR_GL1IACK (*(vuint8 *)(&__IPSBAR[0xFE4]))
|
||||
#define MCF_GIACR_GL2IACK (*(vuint8 *)(&__IPSBAR[0xFE8]))
|
||||
#define MCF_GIACR_GL3IACK (*(vuint8 *)(&__IPSBAR[0xFEC]))
|
||||
#define MCF_GIACR_GL4IACK (*(vuint8 *)(&__IPSBAR[0xFF0]))
|
||||
#define MCF_GIACR_GL5IACK (*(vuint8 *)(&__IPSBAR[0xFF4]))
|
||||
#define MCF_GIACR_GL6IACK (*(vuint8 *)(&__IPSBAR[0xFF8]))
|
||||
#define MCF_GIACR_GL7IACK (*(vuint8 *)(&__IPSBAR[0xFFC]))
|
||||
#define MCF_GIACR_GLIACK(x) (*(vuint8 *)(&__IPSBAR[0xFE4 + ((x-1)*0x4)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_GIACR_GSWIACK */
|
||||
#define MCF_GIACR_GSWIACK_VECTOR(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GIACR_GLIACK */
|
||||
#define MCF_GIACR_GLIACK_VECTOR(x) (((x)&0xFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_GIACR_H__ */
|
||||
@ -0,0 +1,795 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_GPIO_H__
|
||||
#define __MCF52235_GPIO_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* General Purpose I/O (GPIO)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_GPIO_PORTNQ (*(vuint8 *)(&__IPSBAR[0x100008]))
|
||||
#define MCF_GPIO_DDRNQ (*(vuint8 *)(&__IPSBAR[0x100020]))
|
||||
#define MCF_GPIO_SETNQ (*(vuint8 *)(&__IPSBAR[0x100038]))
|
||||
#define MCF_GPIO_CLRNQ (*(vuint8 *)(&__IPSBAR[0x100050]))
|
||||
#define MCF_GPIO_PNQPAR (*(vuint16*)(&__IPSBAR[0x100068]))
|
||||
|
||||
#define MCF_GPIO_PORTAN (*(vuint8 *)(&__IPSBAR[0x10000A]))
|
||||
#define MCF_GPIO_DDRAN (*(vuint8 *)(&__IPSBAR[0x100022]))
|
||||
#define MCF_GPIO_SETAN (*(vuint8 *)(&__IPSBAR[0x10003A]))
|
||||
#define MCF_GPIO_CLRAN (*(vuint8 *)(&__IPSBAR[0x100052]))
|
||||
#define MCF_GPIO_PANPAR (*(vuint8 *)(&__IPSBAR[0x10006A]))
|
||||
|
||||
#define MCF_GPIO_PORTAS (*(vuint8 *)(&__IPSBAR[0x10000B]))
|
||||
#define MCF_GPIO_DDRAS (*(vuint8 *)(&__IPSBAR[0x100023]))
|
||||
#define MCF_GPIO_SETAS (*(vuint8 *)(&__IPSBAR[0x10003B]))
|
||||
#define MCF_GPIO_CLRAS (*(vuint8 *)(&__IPSBAR[0x100053]))
|
||||
#define MCF_GPIO_PASPAR (*(vuint8 *)(&__IPSBAR[0x10006B]))
|
||||
|
||||
#define MCF_GPIO_PORTQS (*(vuint8 *)(&__IPSBAR[0x10000C]))
|
||||
#define MCF_GPIO_DDRQS (*(vuint8 *)(&__IPSBAR[0x100024]))
|
||||
#define MCF_GPIO_SETQS (*(vuint8 *)(&__IPSBAR[0x10003C]))
|
||||
#define MCF_GPIO_CLRQS (*(vuint8 *)(&__IPSBAR[0x100054]))
|
||||
#define MCF_GPIO_PQSPAR (*(vuint16*)(&__IPSBAR[0x10006C]))
|
||||
|
||||
#define MCF_GPIO_PORTTA (*(vuint8 *)(&__IPSBAR[0x10000E]))
|
||||
#define MCF_GPIO_DDRTA (*(vuint8 *)(&__IPSBAR[0x100026]))
|
||||
#define MCF_GPIO_SETTA (*(vuint8 *)(&__IPSBAR[0x10003E]))
|
||||
#define MCF_GPIO_CLRTA (*(vuint8 *)(&__IPSBAR[0x100056]))
|
||||
#define MCF_GPIO_PTAPAR (*(vuint8 *)(&__IPSBAR[0x10006E]))
|
||||
|
||||
#define MCF_GPIO_PORTTC (*(vuint8 *)(&__IPSBAR[0x10000F]))
|
||||
#define MCF_GPIO_DDRTC (*(vuint8 *)(&__IPSBAR[0x100027]))
|
||||
#define MCF_GPIO_SETTC (*(vuint8 *)(&__IPSBAR[0x10003F]))
|
||||
#define MCF_GPIO_CLRTC (*(vuint8 *)(&__IPSBAR[0x100057]))
|
||||
#define MCF_GPIO_PTCPAR (*(vuint8 *)(&__IPSBAR[0x10006F]))
|
||||
|
||||
#define MCF_GPIO_PORTTD (*(vuint8 *)(&__IPSBAR[0x100010]))
|
||||
#define MCF_GPIO_DDRTD (*(vuint8 *)(&__IPSBAR[0x100028]))
|
||||
#define MCF_GPIO_SETTD (*(vuint8 *)(&__IPSBAR[0x100040]))
|
||||
#define MCF_GPIO_CLRTD (*(vuint8 *)(&__IPSBAR[0x100058]))
|
||||
#define MCF_GPIO_PTDPAR (*(vuint8 *)(&__IPSBAR[0x100070]))
|
||||
|
||||
#define MCF_GPIO_PORTUA (*(vuint8 *)(&__IPSBAR[0x100011]))
|
||||
#define MCF_GPIO_DDRUA (*(vuint8 *)(&__IPSBAR[0x100029]))
|
||||
#define MCF_GPIO_SETUA (*(vuint8 *)(&__IPSBAR[0x100041]))
|
||||
#define MCF_GPIO_CLRUA (*(vuint8 *)(&__IPSBAR[0x100059]))
|
||||
#define MCF_GPIO_PUAPAR (*(vuint8 *)(&__IPSBAR[0x100071]))
|
||||
|
||||
#define MCF_GPIO_PORTUB (*(vuint8 *)(&__IPSBAR[0x100012]))
|
||||
#define MCF_GPIO_DDRUB (*(vuint8 *)(&__IPSBAR[0x10002A]))
|
||||
#define MCF_GPIO_SETUB (*(vuint8 *)(&__IPSBAR[0x100042]))
|
||||
#define MCF_GPIO_CLRUB (*(vuint8 *)(&__IPSBAR[0x10005A]))
|
||||
#define MCF_GPIO_PUBPAR (*(vuint8 *)(&__IPSBAR[0x100072]))
|
||||
|
||||
#define MCF_GPIO_PORTUC (*(vuint8 *)(&__IPSBAR[0x100013]))
|
||||
#define MCF_GPIO_DDRUC (*(vuint8 *)(&__IPSBAR[0x10002B]))
|
||||
#define MCF_GPIO_SETUC (*(vuint8 *)(&__IPSBAR[0x100043]))
|
||||
#define MCF_GPIO_CLRUC (*(vuint8 *)(&__IPSBAR[0x10005B]))
|
||||
#define MCF_GPIO_PUCPAR (*(vuint8 *)(&__IPSBAR[0x100073]))
|
||||
|
||||
#define MCF_GPIO_PORTDD (*(vuint8 *)(&__IPSBAR[0x100014]))
|
||||
#define MCF_GPIO_DDRDD (*(vuint8 *)(&__IPSBAR[0x10002C]))
|
||||
#define MCF_GPIO_SETDD (*(vuint8 *)(&__IPSBAR[0x100044]))
|
||||
#define MCF_GPIO_CLRDD (*(vuint8 *)(&__IPSBAR[0x10005C]))
|
||||
#define MCF_GPIO_PDDPAR (*(vuint8 *)(&__IPSBAR[0x100074]))
|
||||
|
||||
#define MCF_GPIO_PORTLD (*(vuint8 *)(&__IPSBAR[0x100015]))
|
||||
#define MCF_GPIO_DDRLD (*(vuint8 *)(&__IPSBAR[0x10002D]))
|
||||
#define MCF_GPIO_SETLD (*(vuint8 *)(&__IPSBAR[0x100045]))
|
||||
#define MCF_GPIO_CLRLD (*(vuint8 *)(&__IPSBAR[0x10005D]))
|
||||
#define MCF_GPIO_PLDPAR (*(vuint8 *)(&__IPSBAR[0x100075]))
|
||||
|
||||
#define MCF_GPIO_PORTGP (*(vuint8 *)(&__IPSBAR[0x100016]))
|
||||
#define MCF_GPIO_DDRGP (*(vuint8 *)(&__IPSBAR[0x10002E]))
|
||||
#define MCF_GPIO_SETGP (*(vuint8 *)(&__IPSBAR[0x100046]))
|
||||
#define MCF_GPIO_CLRGP (*(vuint8 *)(&__IPSBAR[0x10005E]))
|
||||
#define MCF_GPIO_PGPPAR (*(vuint8 *)(&__IPSBAR[0x100076]))
|
||||
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTNQ */
|
||||
#define MCF_GPIO_PORTNQ_PORTNQ1 (0x2)
|
||||
#define MCF_GPIO_PORTNQ_PORTNQ2 (0x4)
|
||||
#define MCF_GPIO_PORTNQ_PORTNQ3 (0x8)
|
||||
#define MCF_GPIO_PORTNQ_PORTNQ4 (0x10)
|
||||
#define MCF_GPIO_PORTNQ_PORTNQ5 (0x20)
|
||||
#define MCF_GPIO_PORTNQ_PORTNQ6 (0x40)
|
||||
#define MCF_GPIO_PORTNQ_PORTNQ7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRNQ */
|
||||
#define MCF_GPIO_DDRNQ_DDRNQ1 (0x2)
|
||||
#define MCF_GPIO_DDRNQ_DDRNQ2 (0x4)
|
||||
#define MCF_GPIO_DDRNQ_DDRNQ3 (0x8)
|
||||
#define MCF_GPIO_DDRNQ_DDRNQ4 (0x10)
|
||||
#define MCF_GPIO_DDRNQ_DDRNQ5 (0x20)
|
||||
#define MCF_GPIO_DDRNQ_DDRNQ6 (0x40)
|
||||
#define MCF_GPIO_DDRNQ_DDRNQ7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETNQ */
|
||||
#define MCF_GPIO_SETNQ_SETNQ1 (0x2)
|
||||
#define MCF_GPIO_SETNQ_SETNQ2 (0x4)
|
||||
#define MCF_GPIO_SETNQ_SETNQ3 (0x8)
|
||||
#define MCF_GPIO_SETNQ_SETNQ4 (0x10)
|
||||
#define MCF_GPIO_SETNQ_SETNQ5 (0x20)
|
||||
#define MCF_GPIO_SETNQ_SETNQ6 (0x40)
|
||||
#define MCF_GPIO_SETNQ_SETNQ7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRNQ */
|
||||
#define MCF_GPIO_CLRNQ_CLRNQ1 (0x2)
|
||||
#define MCF_GPIO_CLRNQ_CLRNQ2 (0x4)
|
||||
#define MCF_GPIO_CLRNQ_CLRNQ3 (0x8)
|
||||
#define MCF_GPIO_CLRNQ_CLRNQ4 (0x10)
|
||||
#define MCF_GPIO_CLRNQ_CLRNQ5 (0x20)
|
||||
#define MCF_GPIO_CLRNQ_CLRNQ6 (0x40)
|
||||
#define MCF_GPIO_CLRNQ_CLRNQ7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PNQPAR */
|
||||
#define MCF_GPIO_PNQPAR_PNQPAR1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPIO_PNQPAR_IRQ1_GPIO (0)
|
||||
#define MCF_GPIO_PNQPAR_IRQ1_IRQ1 (0x4)
|
||||
#define MCF_GPIO_PNQPAR_IRQ1_SYNCA (0x8)
|
||||
#define MCF_GPIO_PNQPAR_IRQ1_PWM1 (0xC)
|
||||
#define MCF_GPIO_PNQPAR_PNQPAR2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_GPIO_PNQPAR_IRQ2_GPIO (0)
|
||||
#define MCF_GPIO_PNQPAR_IRQ2_IRQ2 (0x10)
|
||||
#define MCF_GPIO_PNQPAR_IRQ2_FEC_RXD3 (0x30)
|
||||
#define MCF_GPIO_PNQPAR_PNQPAR3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_GPIO_PNQPAR_IRQ3_GPIO (0)
|
||||
#define MCF_GPIO_PNQPAR_IRQ3_IRQ3 (0x40)
|
||||
#define MCF_GPIO_PNQPAR_IRQ3_FEC_RXD2 (0xC0)
|
||||
#define MCF_GPIO_PNQPAR_PNQPAR4(x) (((x)&0x3)<<0x8)
|
||||
#define MCF_GPIO_PNQPAR_IRQ4_GPIO (0)
|
||||
#define MCF_GPIO_PNQPAR_IRQ4_IRQ4 (0x100)
|
||||
#define MCF_GPIO_PNQPAR_PNQPAR5(x) (((x)&0x3)<<0xA)
|
||||
#define MCF_GPIO_PNQPAR_IRQ5_GPIO (0)
|
||||
#define MCF_GPIO_PNQPAR_IRQ5_IRQ5 (0x400)
|
||||
#define MCF_GPIO_PNQPAR_IRQ5_FEC_RXD1 (0xC00)
|
||||
#define MCF_GPIO_PNQPAR_PNQPAR6(x) (((x)&0x3)<<0xC)
|
||||
#define MCF_GPIO_PNQPAR_IRQ6_GPIO (0)
|
||||
#define MCF_GPIO_PNQPAR_IRQ6_IRQ6 (0x1000)
|
||||
#define MCF_GPIO_PNQPAR_IRQ6_FEC_RXER (0x3000)
|
||||
#define MCF_GPIO_PNQPAR_PNQPAR7(x) (((x)&0x3)<<0xE)
|
||||
#define MCF_GPIO_PNQPAR_IRQ7_GPIO (0)
|
||||
#define MCF_GPIO_PNQPAR_IRQ7_IRQ7 (0x4000)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTAN */
|
||||
#define MCF_GPIO_PORTAN_PORTAN0 (0x1)
|
||||
#define MCF_GPIO_PORTAN_PORTAN1 (0x2)
|
||||
#define MCF_GPIO_PORTAN_PORTAN2 (0x4)
|
||||
#define MCF_GPIO_PORTAN_PORTAN3 (0x8)
|
||||
#define MCF_GPIO_PORTAN_PORTAN4 (0x10)
|
||||
#define MCF_GPIO_PORTAN_PORTAN5 (0x20)
|
||||
#define MCF_GPIO_PORTAN_PORTAN6 (0x40)
|
||||
#define MCF_GPIO_PORTAN_PORTAN7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRAN */
|
||||
#define MCF_GPIO_DDRAN_DDRAN0 (0x1)
|
||||
#define MCF_GPIO_DDRAN_DDRAN1 (0x2)
|
||||
#define MCF_GPIO_DDRAN_DDRAN2 (0x4)
|
||||
#define MCF_GPIO_DDRAN_DDRAN3 (0x8)
|
||||
#define MCF_GPIO_DDRAN_DDRAN4 (0x10)
|
||||
#define MCF_GPIO_DDRAN_DDRAN5 (0x20)
|
||||
#define MCF_GPIO_DDRAN_DDRAN6 (0x40)
|
||||
#define MCF_GPIO_DDRAN_DDRAN7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETAN */
|
||||
#define MCF_GPIO_SETAN_SETAN0 (0x1)
|
||||
#define MCF_GPIO_SETAN_SETAN1 (0x2)
|
||||
#define MCF_GPIO_SETAN_SETAN2 (0x4)
|
||||
#define MCF_GPIO_SETAN_SETAN3 (0x8)
|
||||
#define MCF_GPIO_SETAN_SETAN4 (0x10)
|
||||
#define MCF_GPIO_SETAN_SETAN5 (0x20)
|
||||
#define MCF_GPIO_SETAN_SETAN6 (0x40)
|
||||
#define MCF_GPIO_SETAN_SETAN7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRAN */
|
||||
#define MCF_GPIO_CLRAN_CLRAN0 (0x1)
|
||||
#define MCF_GPIO_CLRAN_CLRAN1 (0x2)
|
||||
#define MCF_GPIO_CLRAN_CLRAN2 (0x4)
|
||||
#define MCF_GPIO_CLRAN_CLRAN3 (0x8)
|
||||
#define MCF_GPIO_CLRAN_CLRAN4 (0x10)
|
||||
#define MCF_GPIO_CLRAN_CLRAN5 (0x20)
|
||||
#define MCF_GPIO_CLRAN_CLRAN6 (0x40)
|
||||
#define MCF_GPIO_CLRAN_CLRAN7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PANPAR */
|
||||
#define MCF_GPIO_PANPAR_PANPAR0 (0x1)
|
||||
#define MCF_GPIO_PANPAR_AN0_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN0_AN0 (0x1)
|
||||
#define MCF_GPIO_PANPAR_PANPAR1 (0x2)
|
||||
#define MCF_GPIO_PANPAR_AN1_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN1_AN1 (0x2)
|
||||
#define MCF_GPIO_PANPAR_PANPAR2 (0x4)
|
||||
#define MCF_GPIO_PANPAR_AN2_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN2_AN2 (0x4)
|
||||
#define MCF_GPIO_PANPAR_PANPAR3 (0x8)
|
||||
#define MCF_GPIO_PANPAR_AN3_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN3_AN3 (0x8)
|
||||
#define MCF_GPIO_PANPAR_PANPAR4 (0x10)
|
||||
#define MCF_GPIO_PANPAR_AN4_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN4_AN4 (0x10)
|
||||
#define MCF_GPIO_PANPAR_PANPAR5 (0x20)
|
||||
#define MCF_GPIO_PANPAR_AN5_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN5_AN5 (0x20)
|
||||
#define MCF_GPIO_PANPAR_PANPAR6 (0x40)
|
||||
#define MCF_GPIO_PANPAR_AN6_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN6_AN6 (0x40)
|
||||
#define MCF_GPIO_PANPAR_PANPAR7 (0x80)
|
||||
#define MCF_GPIO_PANPAR_AN7_GPIO (0)
|
||||
#define MCF_GPIO_PANPAR_AN7_AN7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTAS */
|
||||
#define MCF_GPIO_PORTAS_PORTAS0 (0x1)
|
||||
#define MCF_GPIO_PORTAS_PORTAS1 (0x2)
|
||||
#define MCF_GPIO_PORTAS_PORTAS2 (0x4)
|
||||
#define MCF_GPIO_PORTAS_PORTAS3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRAS */
|
||||
#define MCF_GPIO_DDRAS_DDRAS0 (0x1)
|
||||
#define MCF_GPIO_DDRAS_DDRAS1 (0x2)
|
||||
#define MCF_GPIO_DDRAS_DDRAS2 (0x4)
|
||||
#define MCF_GPIO_DDRAS_DDRAS3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETAS */
|
||||
#define MCF_GPIO_SETAS_SETAS0 (0x1)
|
||||
#define MCF_GPIO_SETAS_SETAS1 (0x2)
|
||||
#define MCF_GPIO_SETAS_SETAS2 (0x4)
|
||||
#define MCF_GPIO_SETAS_SETAS3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRAS */
|
||||
#define MCF_GPIO_CLRAS_CLRAS0 (0x1)
|
||||
#define MCF_GPIO_CLRAS_CLRAS1 (0x2)
|
||||
#define MCF_GPIO_CLRAS_CLRAS2 (0x4)
|
||||
#define MCF_GPIO_CLRAS_CLRAS3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PASPAR */
|
||||
#define MCF_GPIO_PASPAR_PASPAR0(x) (((x)&0x3)<<0)
|
||||
#define MCF_GPIO_PASPAR_SCL_GPIO (0)
|
||||
#define MCF_GPIO_PASPAR_SCL_SCL (0x1)
|
||||
#define MCF_GPIO_PASPAR_SCL_CANTX (0x2)
|
||||
#define MCF_GPIO_PASPAR_SCL_UTXD2 (0x3)
|
||||
#define MCF_GPIO_PASPAR_PASPAR1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPIO_PASPAR_SDA_GPIO (0)
|
||||
#define MCF_GPIO_PASPAR_SDA_SDA (0x4)
|
||||
#define MCF_GPIO_PASPAR_SDA_CANRX (0x8)
|
||||
#define MCF_GPIO_PASPAR_SDA_URXD2 (0xC)
|
||||
#define MCF_GPIO_PASPAR_PASPAR2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_GPIO_PASPAR_SYNCB_GPIO (0)
|
||||
#define MCF_GPIO_PASPAR_SYNCB_SYNCB (0x10)
|
||||
#define MCF_GPIO_PASPAR_SYNCB_CANTX (0x20)
|
||||
#define MCF_GPIO_PASPAR_SYNCB_FEC_MDC (0x30)
|
||||
#define MCF_GPIO_PASPAR_PASPAR3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_GPIO_PASPAR_SYNCA_GPIO (0)
|
||||
#define MCF_GPIO_PASPAR_SYNCA_SYNCA (0x40)
|
||||
#define MCF_GPIO_PASPAR_SYNCA_CANRX (0x80)
|
||||
#define MCF_GPIO_PASPAR_SYNC_FEC_MDIO (0xC0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTQS */
|
||||
#define MCF_GPIO_PORTQS_PORTQS0 (0x1)
|
||||
#define MCF_GPIO_PORTQS_PORTQS1 (0x2)
|
||||
#define MCF_GPIO_PORTQS_PORTQS2 (0x4)
|
||||
#define MCF_GPIO_PORTQS_PORTQS3 (0x8)
|
||||
#define MCF_GPIO_PORTQS_PORTQS4 (0x10)
|
||||
#define MCF_GPIO_PORTQS_PORTQS5 (0x20)
|
||||
#define MCF_GPIO_PORTQS_PORTQS6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRQS */
|
||||
#define MCF_GPIO_DDRQS_DDRQS0 (0x1)
|
||||
#define MCF_GPIO_DDRQS_DDRQS1 (0x2)
|
||||
#define MCF_GPIO_DDRQS_DDRQS2 (0x4)
|
||||
#define MCF_GPIO_DDRQS_DDRQS3 (0x8)
|
||||
#define MCF_GPIO_DDRQS_DDRQS4 (0x10)
|
||||
#define MCF_GPIO_DDRQS_DDRQS5 (0x20)
|
||||
#define MCF_GPIO_DDRQS_DDRQS6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETQS */
|
||||
#define MCF_GPIO_SETQS_SETQS0 (0x1)
|
||||
#define MCF_GPIO_SETQS_SETQS1 (0x2)
|
||||
#define MCF_GPIO_SETQS_SETQS2 (0x4)
|
||||
#define MCF_GPIO_SETQS_SETQS3 (0x8)
|
||||
#define MCF_GPIO_SETQS_SETQS4 (0x10)
|
||||
#define MCF_GPIO_SETQS_SETQS5 (0x20)
|
||||
#define MCF_GPIO_SETQS_SETQS6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRQS */
|
||||
#define MCF_GPIO_CLRQS_CLRQS0 (0x1)
|
||||
#define MCF_GPIO_CLRQS_CLRQS1 (0x2)
|
||||
#define MCF_GPIO_CLRQS_CLRQS2 (0x4)
|
||||
#define MCF_GPIO_CLRQS_CLRQS3 (0x8)
|
||||
#define MCF_GPIO_CLRQS_CLRQS4 (0x10)
|
||||
#define MCF_GPIO_CLRQS_CLRQS5 (0x20)
|
||||
#define MCF_GPIO_CLRQS_CLRQS6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PQSPAR */
|
||||
#define MCF_GPIO_PQSPAR_PQSPAR0(x) (((x)&0x3)<<0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DOUT_GPIO (0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DOUT_DOUT (0x1)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DOUT_CANTX (0x2)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DOUT_UTXD1 (0x3)
|
||||
#define MCF_GPIO_PQSPAR_PQSPAR1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DIN_GPIO (0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DIN_DIN (0x4)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DIN_CANRX (0x8)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_DIN_URXD1 (0xC)
|
||||
#define MCF_GPIO_PQSPAR_PQSPAR2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CLK_GPIO (0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CLK_CLK (0x10)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CLK_SCL (0x20)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CLK_URTS1 (0x30)
|
||||
#define MCF_GPIO_PQSPAR_PQSPAR3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS0_GPIO (0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS0_CS0 (0x40)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS0_SDA (0x80)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS0_UCTS1 (0xC0)
|
||||
#define MCF_GPIO_PQSPAR_PQSPAR4(x) (((x)&0x3)<<0x8)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS1_GPIO (0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS1_CS1 (0x100)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS1_FEC_TXEN (0x300)
|
||||
#define MCF_GPIO_PQSPAR_PQSPAR5(x) (((x)&0x3)<<0xA)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS2_GPIO (0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS2_CS2 (0x400)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS2_FEC_TXCLK (0xC00)
|
||||
#define MCF_GPIO_PQSPAR_PQSPAR6(x) (((x)&0x3)<<0xC)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS3_GPIO (0)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS3_CS3 (0x1000)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS3_SYNCA (0x2000)
|
||||
#define MCF_GPIO_PQSPAR_QSPI_CS3_SYNCB (0x3000)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTTA */
|
||||
#define MCF_GPIO_PORTTA_PORTTA0 (0x1)
|
||||
#define MCF_GPIO_PORTTA_PORTTA1 (0x2)
|
||||
#define MCF_GPIO_PORTTA_PORTTA2 (0x4)
|
||||
#define MCF_GPIO_PORTTA_PORTTA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRTA */
|
||||
#define MCF_GPIO_DDRTA_DDRTA0 (0x1)
|
||||
#define MCF_GPIO_DDRTA_DDRTA1 (0x2)
|
||||
#define MCF_GPIO_DDRTA_DDRTA2 (0x4)
|
||||
#define MCF_GPIO_DDRTA_DDRTA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETTA */
|
||||
#define MCF_GPIO_SETTA_SETTA0 (0x1)
|
||||
#define MCF_GPIO_SETTA_SETTA1 (0x2)
|
||||
#define MCF_GPIO_SETTA_SETTA2 (0x4)
|
||||
#define MCF_GPIO_SETTA_SETTA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRTA */
|
||||
#define MCF_GPIO_CLRTA_CLRTA0 (0x1)
|
||||
#define MCF_GPIO_CLRTA_CLRTA1 (0x2)
|
||||
#define MCF_GPIO_CLRTA_CLRTA2 (0x4)
|
||||
#define MCF_GPIO_CLRTA_CLRTA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PTAPAR */
|
||||
#define MCF_GPIO_PTAPAR_PTAPAR0(x) (((x)&0x3)<<0)
|
||||
#define MCF_GPIO_PTAPAR_GPT0_GPIO (0)
|
||||
#define MCF_GPIO_PTAPAR_GPT0_GPT0 (0x1)
|
||||
#define MCF_GPIO_PTAPAR_GPT0_FEC_TXER (0x2)
|
||||
#define MCF_GPIO_PTAPAR_GPT0_PWM1 (0x3)
|
||||
#define MCF_GPIO_PTAPAR_PTAPAR1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPIO_PTAPAR_GPT1_GPIO (0)
|
||||
#define MCF_GPIO_PTAPAR_GPT1_GPT1 (0x4)
|
||||
#define MCF_GPIO_PTAPAR_GPT1_FEC_TXD1 (0x8)
|
||||
#define MCF_GPIO_PTAPAR_GPT1_PWM3 (0xC)
|
||||
#define MCF_GPIO_PTAPAR_PTAPAR2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_GPIO_PTAPAR_GPT2_GPIO (0)
|
||||
#define MCF_GPIO_PTAPAR_GPT2_GPT2 (0x10)
|
||||
#define MCF_GPIO_PTAPAR_GPT2_FEC_TXD2 (0x20)
|
||||
#define MCF_GPIO_PTAPAR_GPT2_PWM5 (0x30)
|
||||
#define MCF_GPIO_PTAPAR_PTAPAR3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_GPIO_PTAPAR_GPT3_GPIO (0)
|
||||
#define MCF_GPIO_PTAPAR_GPT3_GPT3 (0x40)
|
||||
#define MCF_GPIO_PTAPAR_GPT3_FEC_TXD3 (0x80)
|
||||
#define MCF_GPIO_PTAPAR_GPT3_PWM7 (0xC0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTTC */
|
||||
#define MCF_GPIO_PORTTC_PORTTC0 (0x1)
|
||||
#define MCF_GPIO_PORTTC_PORTTC1 (0x2)
|
||||
#define MCF_GPIO_PORTTC_PORTTC2 (0x4)
|
||||
#define MCF_GPIO_PORTTC_PORTTC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRTC */
|
||||
#define MCF_GPIO_DDRTC_DDRTC0 (0x1)
|
||||
#define MCF_GPIO_DDRTC_DDRTC1 (0x2)
|
||||
#define MCF_GPIO_DDRTC_DDRTC2 (0x4)
|
||||
#define MCF_GPIO_DDRTC_DDRTC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETTC */
|
||||
#define MCF_GPIO_SETTC_SETTC0 (0x1)
|
||||
#define MCF_GPIO_SETTC_SETTC1 (0x2)
|
||||
#define MCF_GPIO_SETTC_SETTC2 (0x4)
|
||||
#define MCF_GPIO_SETTC_SETTC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRTC */
|
||||
#define MCF_GPIO_CLRTC_CLRTC0 (0x1)
|
||||
#define MCF_GPIO_CLRTC_CLRTC1 (0x2)
|
||||
#define MCF_GPIO_CLRTC_CLRTC2 (0x4)
|
||||
#define MCF_GPIO_CLRTC_CLRTC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PTCPAR */
|
||||
#define MCF_GPIO_PTCPAR_PTCPAR0(x) (((x)&0x3)<<0)
|
||||
#define MCF_GPIO_PTCPAR_DTIN0_GPIO (0)
|
||||
#define MCF_GPIO_PTCPAR_DTIN0_DTIN0 (0x1)
|
||||
#define MCF_GPIO_PTCPAR_DTIN0_DTOUT0 (0x2)
|
||||
#define MCF_GPIO_PTCPAR_DTIN0_PWM0 (0x3)
|
||||
#define MCF_GPIO_PTCPAR_PTCPAR1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPIO_PTCPAR_DTIN1_GPIO (0)
|
||||
#define MCF_GPIO_PTCPAR_DTIN1_DTIN1 (0x4)
|
||||
#define MCF_GPIO_PTCPAR_DTIN1_DTOUT1 (0x8)
|
||||
#define MCF_GPIO_PTCPAR_DTIN1_PWM2 (0xC)
|
||||
#define MCF_GPIO_PTCPAR_PTCPAR2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_GPIO_PTCPAR_DTIN2_GPIO (0)
|
||||
#define MCF_GPIO_PTCPAR_DTIN2_DTIN2 (0x10)
|
||||
#define MCF_GPIO_PTCPAR_DTIN2_DTOUT2 (0x20)
|
||||
#define MCF_GPIO_PTCPAR_DTIN2_PWM4 (0x30)
|
||||
#define MCF_GPIO_PTCPAR_PTCPAR3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_GPIO_PTCPAR_DTIN3_GPIO (0)
|
||||
#define MCF_GPIO_PTCPAR_DTIN3_DTIN3 (0x40)
|
||||
#define MCF_GPIO_PTCPAR_DTIN3_DTOUT3 (0x80)
|
||||
#define MCF_GPIO_PTCPAR_DTIN3_PWM6 (0xC0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTTD */
|
||||
#define MCF_GPIO_PORTTD_PORTTD0 (0x1)
|
||||
#define MCF_GPIO_PORTTD_PORTTD1 (0x2)
|
||||
#define MCF_GPIO_PORTTD_PORTTD2 (0x4)
|
||||
#define MCF_GPIO_PORTTD_PORTTD3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRTD */
|
||||
#define MCF_GPIO_DDRTD_DDRTD0 (0x1)
|
||||
#define MCF_GPIO_DDRTD_DDRTD1 (0x2)
|
||||
#define MCF_GPIO_DDRTD_DDRTD2 (0x4)
|
||||
#define MCF_GPIO_DDRTD_DDRTD3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETTD */
|
||||
#define MCF_GPIO_SETTD_SETTD0 (0x1)
|
||||
#define MCF_GPIO_SETTD_SETTD1 (0x2)
|
||||
#define MCF_GPIO_SETTD_SETTD2 (0x4)
|
||||
#define MCF_GPIO_SETTD_SETTD3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRTD */
|
||||
#define MCF_GPIO_CLRTD_CLRTD0 (0x1)
|
||||
#define MCF_GPIO_CLRTD_CLRTD1 (0x2)
|
||||
#define MCF_GPIO_CLRTD_CLRTD2 (0x4)
|
||||
#define MCF_GPIO_CLRTD_CLRTD3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PTDPAR */
|
||||
#define MCF_GPIO_PTDPAR_PTDPAR0 (0x1)
|
||||
#define MCF_GPIO_PTDPAR_PWM1_GPIO (0)
|
||||
#define MCF_GPIO_PTDPAR_PWM1_PWM1 (0x1)
|
||||
#define MCF_GPIO_PTDPAR_PTDPAR1 (0x2)
|
||||
#define MCF_GPIO_PTDPAR_PWM3_GPIO (0)
|
||||
#define MCF_GPIO_PTDPAR_PWM3_PWM3 (0x2)
|
||||
#define MCF_GPIO_PTDPAR_PTDPAR2 (0x4)
|
||||
#define MCF_GPIO_PTDPAR_PWM5_GPIO (0)
|
||||
#define MCF_GPIO_PTDPAR_PWM5_PWM5 (0x4)
|
||||
#define MCF_GPIO_PTDPAR_PTDPAR3 (0x8)
|
||||
#define MCF_GPIO_PTDPAR_PWM7_GPIO (0)
|
||||
#define MCF_GPIO_PTDPAR_PWM7_PWM7 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTUA */
|
||||
#define MCF_GPIO_PORTUA_PORTUA0 (0x1)
|
||||
#define MCF_GPIO_PORTUA_PORTUA1 (0x2)
|
||||
#define MCF_GPIO_PORTUA_PORTUA2 (0x4)
|
||||
#define MCF_GPIO_PORTUA_PORTUA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRUA */
|
||||
#define MCF_GPIO_DDRUA_DDRUA0 (0x1)
|
||||
#define MCF_GPIO_DDRUA_DDRUA1 (0x2)
|
||||
#define MCF_GPIO_DDRUA_DDRUA2 (0x4)
|
||||
#define MCF_GPIO_DDRUA_DDRUA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETUA */
|
||||
#define MCF_GPIO_SETUA_SETUA0 (0x1)
|
||||
#define MCF_GPIO_SETUA_SETUA1 (0x2)
|
||||
#define MCF_GPIO_SETUA_SETUA2 (0x4)
|
||||
#define MCF_GPIO_SETUA_SETUA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRUA */
|
||||
#define MCF_GPIO_CLRUA_CLRUA0 (0x1)
|
||||
#define MCF_GPIO_CLRUA_CLRUA1 (0x2)
|
||||
#define MCF_GPIO_CLRUA_CLRUA2 (0x4)
|
||||
#define MCF_GPIO_CLRUA_CLRUA3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PUAPAR */
|
||||
#define MCF_GPIO_PUAPAR_PUAPAR0(x) (((x)&0x3)<<0)
|
||||
#define MCF_GPIO_PUAPAR_UTXD0_GPIO (0)
|
||||
#define MCF_GPIO_PUAPAR_UTXD0_UTXD0 (0x1)
|
||||
#define MCF_GPIO_PUAPAR_UTXD0_FEC_CRS (0x3)
|
||||
#define MCF_GPIO_PUAPAR_PUAPAR1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPIO_PUAPAR_URXD0_GPIO (0)
|
||||
#define MCF_GPIO_PUAPAR_URXD0_URXD0 (0x4)
|
||||
#define MCF_GPIO_PUAPAR_URXD0_FEC_RXD0 (0xC)
|
||||
#define MCF_GPIO_PUAPAR_PUAPAR2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_GPIO_PUAPAR_URTS0_GPIO (0)
|
||||
#define MCF_GPIO_PUAPAR_URTS0_URTS0 (0x10)
|
||||
#define MCF_GPIO_PUAPAR_URTS0_CANTX (0x20)
|
||||
#define MCF_GPIO_PUAPAR_URTS0_FEC_RXDV (0x30)
|
||||
#define MCF_GPIO_PUAPAR_PUAPAR3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_GPIO_PUAPAR_UCTS0_GPIO (0)
|
||||
#define MCF_GPIO_PUAPAR_UCTS0_UCTS0 (0x40)
|
||||
#define MCF_GPIO_PUAPAR_UCTS0_CANRX (0x80)
|
||||
#define MCF_GPIO_PUAPAR_UCTS0_FEC_RXCLK (0xC0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTUB */
|
||||
#define MCF_GPIO_PORTUB_PORTUB0 (0x1)
|
||||
#define MCF_GPIO_PORTUB_PORTUB1 (0x2)
|
||||
#define MCF_GPIO_PORTUB_PORTUB2 (0x4)
|
||||
#define MCF_GPIO_PORTUB_PORTUB3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRUB */
|
||||
#define MCF_GPIO_DDRUB_DDRUB0 (0x1)
|
||||
#define MCF_GPIO_DDRUB_DDRUB1 (0x2)
|
||||
#define MCF_GPIO_DDRUB_DDRUB2 (0x4)
|
||||
#define MCF_GPIO_DDRUB_DDRUB3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETUB */
|
||||
#define MCF_GPIO_SETUB_SETUB0 (0x1)
|
||||
#define MCF_GPIO_SETUB_SETUB1 (0x2)
|
||||
#define MCF_GPIO_SETUB_SETUB2 (0x4)
|
||||
#define MCF_GPIO_SETUB_SETUB3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRUB */
|
||||
#define MCF_GPIO_CLRUB_CLRUB0 (0x1)
|
||||
#define MCF_GPIO_CLRUB_CLRUB1 (0x2)
|
||||
#define MCF_GPIO_CLRUB_CLRUB2 (0x4)
|
||||
#define MCF_GPIO_CLRUB_CLRUB3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PUBPAR */
|
||||
#define MCF_GPIO_PUBPAR_PUBPAR0(x) (((x)&0x3)<<0)
|
||||
#define MCF_GPIO_PUBPAR_UTXD1_GPIO (0)
|
||||
#define MCF_GPIO_PUBPAR_UTXD1_UTXD1 (0x1)
|
||||
#define MCF_GPIO_PUBPAR_UTXD1_FEC_COL (0x3)
|
||||
#define MCF_GPIO_PUBPAR_PUBPAR1(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPIO_PUBPAR_URXD1_GPIO (0)
|
||||
#define MCF_GPIO_PUBPAR_URXD1_URXD1 (0x4)
|
||||
#define MCF_GPIO_PUBPAR_URXD1_FEC_TXD0 (0xC)
|
||||
#define MCF_GPIO_PUBPAR_PUBPAR2(x) (((x)&0x3)<<0x4)
|
||||
#define MCF_GPIO_PUBPAR_URTS1_GPIO (0)
|
||||
#define MCF_GPIO_PUBPAR_URTS1_URTS1 (0x10)
|
||||
#define MCF_GPIO_PUBPAR_URTS1_SYNCB (0x20)
|
||||
#define MCF_GPIO_PUBPAR_URTS1_UTXD2 (0x30)
|
||||
#define MCF_GPIO_PUBPAR_PUBPAR3(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_GPIO_PUBPAR_UCTS1_GPIO (0)
|
||||
#define MCF_GPIO_PUBPAR_UCTS1_UCTS1 (0x40)
|
||||
#define MCF_GPIO_PUBPAR_UCTS1_SYNCA (0x80)
|
||||
#define MCF_GPIO_PUBPAR_UCTS1_URXD2 (0xC0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTUC */
|
||||
#define MCF_GPIO_PORTUC_PORTUC0 (0x1)
|
||||
#define MCF_GPIO_PORTUC_PORTUC1 (0x2)
|
||||
#define MCF_GPIO_PORTUC_PORTUC2 (0x4)
|
||||
#define MCF_GPIO_PORTUC_PORTUC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRUC */
|
||||
#define MCF_GPIO_DDRUC_DDRUC0 (0x1)
|
||||
#define MCF_GPIO_DDRUC_DDRUC1 (0x2)
|
||||
#define MCF_GPIO_DDRUC_DDRUC2 (0x4)
|
||||
#define MCF_GPIO_DDRUC_DDRUC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETUC */
|
||||
#define MCF_GPIO_SETUC_SETUC0 (0x1)
|
||||
#define MCF_GPIO_SETUC_SETUC1 (0x2)
|
||||
#define MCF_GPIO_SETUC_SETUC2 (0x4)
|
||||
#define MCF_GPIO_SETUC_SETUC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRUC */
|
||||
#define MCF_GPIO_CLRUC_CLRUC0 (0x1)
|
||||
#define MCF_GPIO_CLRUC_CLRUC1 (0x2)
|
||||
#define MCF_GPIO_CLRUC_CLRUC2 (0x4)
|
||||
#define MCF_GPIO_CLRUC_CLRUC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PUCPAR */
|
||||
#define MCF_GPIO_PUCPAR_PUCPAR0 (0x1)
|
||||
#define MCF_GPIO_PUCPAR_UTXD2_GPIO (0)
|
||||
#define MCF_GPIO_PUCPAR_UTXD2_UTXD2 (0x1)
|
||||
#define MCF_GPIO_PUCPAR_PUCPAR1 (0x2)
|
||||
#define MCF_GPIO_PUCPAR_URXD2_GPIO (0)
|
||||
#define MCF_GPIO_PUCPAR_URXD2_URXD2 (0x2)
|
||||
#define MCF_GPIO_PUCPAR_PUCPAR2 (0x4)
|
||||
#define MCF_GPIO_PUCPAR_URTS2_GPIO (0)
|
||||
#define MCF_GPIO_PUCPAR_URTS2_URTS2 (0x4)
|
||||
#define MCF_GPIO_PUCPAR_PUCPAR3 (0x8)
|
||||
#define MCF_GPIO_PUCPAR_UCTS2_GPIO (0)
|
||||
#define MCF_GPIO_PUCPAR_UCTS2_UCTS2 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTDD */
|
||||
#define MCF_GPIO_PORTDD_PORTDD0 (0x1)
|
||||
#define MCF_GPIO_PORTDD_PORTDD1 (0x2)
|
||||
#define MCF_GPIO_PORTDD_PORTDD2 (0x4)
|
||||
#define MCF_GPIO_PORTDD_PORTDD3 (0x8)
|
||||
#define MCF_GPIO_PORTDD_PORTDD4 (0x10)
|
||||
#define MCF_GPIO_PORTDD_PORTDD5 (0x20)
|
||||
#define MCF_GPIO_PORTDD_PORTDD6 (0x40)
|
||||
#define MCF_GPIO_PORTDD_PORTDD7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRDD */
|
||||
#define MCF_GPIO_DDRDD_DDRDD0 (0x1)
|
||||
#define MCF_GPIO_DDRDD_DDRDD1 (0x2)
|
||||
#define MCF_GPIO_DDRDD_DDRDD2 (0x4)
|
||||
#define MCF_GPIO_DDRDD_DDRDD3 (0x8)
|
||||
#define MCF_GPIO_DDRDD_DDRDD4 (0x10)
|
||||
#define MCF_GPIO_DDRDD_DDRDD5 (0x20)
|
||||
#define MCF_GPIO_DDRDD_DDRDD6 (0x40)
|
||||
#define MCF_GPIO_DDRDD_DDRDD7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETDD */
|
||||
#define MCF_GPIO_SETDD_SETDD0 (0x1)
|
||||
#define MCF_GPIO_SETDD_SETDD1 (0x2)
|
||||
#define MCF_GPIO_SETDD_SETDD2 (0x4)
|
||||
#define MCF_GPIO_SETDD_SETDD3 (0x8)
|
||||
#define MCF_GPIO_SETDD_SETDD4 (0x10)
|
||||
#define MCF_GPIO_SETDD_SETDD5 (0x20)
|
||||
#define MCF_GPIO_SETDD_SETDD6 (0x40)
|
||||
#define MCF_GPIO_SETDD_SETDD7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRDD */
|
||||
#define MCF_GPIO_CLRDD_CLRDD0 (0x1)
|
||||
#define MCF_GPIO_CLRDD_CLRDD1 (0x2)
|
||||
#define MCF_GPIO_CLRDD_CLRDD2 (0x4)
|
||||
#define MCF_GPIO_CLRDD_CLRDD3 (0x8)
|
||||
#define MCF_GPIO_CLRDD_CLRDD4 (0x10)
|
||||
#define MCF_GPIO_CLRDD_CLRDD5 (0x20)
|
||||
#define MCF_GPIO_CLRDD_CLRDD6 (0x40)
|
||||
#define MCF_GPIO_CLRDD_CLRDD7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PDDPAR */
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR0 (0x1)
|
||||
#define MCF_GPIO_PDDPAR_PDD0_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD0_PST0 (0x1)
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR1 (0x2)
|
||||
#define MCF_GPIO_PDDPAR_PDD1_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD1_PST1 (0x2)
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR2 (0x4)
|
||||
#define MCF_GPIO_PDDPAR_PDD2_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD2_PST2 (0x4)
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR3 (0x8)
|
||||
#define MCF_GPIO_PDDPAR_PDD3_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD3_PST3 (0x8)
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR4 (0x10)
|
||||
#define MCF_GPIO_PDDPAR_PDD4_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD4_DDATA0 (0x10)
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR5 (0x20)
|
||||
#define MCF_GPIO_PDDPAR_PDD5_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD5_DDATA1 (0x20)
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR6 (0x40)
|
||||
#define MCF_GPIO_PDDPAR_PDD6_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD6_DDATA2 (0x40)
|
||||
#define MCF_GPIO_PDDPAR_PDDPAR7 (0x80)
|
||||
#define MCF_GPIO_PDDPAR_PDD7_GPIO (0)
|
||||
#define MCF_GPIO_PDDPAR_PDD7_DDATA3 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTLD */
|
||||
#define MCF_GPIO_PORTLD_PORTLD0 (0x1)
|
||||
#define MCF_GPIO_PORTLD_PORTLD1 (0x2)
|
||||
#define MCF_GPIO_PORTLD_PORTLD2 (0x4)
|
||||
#define MCF_GPIO_PORTLD_PORTLD3 (0x8)
|
||||
#define MCF_GPIO_PORTLD_PORTLD4 (0x10)
|
||||
#define MCF_GPIO_PORTLD_PORTLD5 (0x20)
|
||||
#define MCF_GPIO_PORTLD_PORTLD6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRLD */
|
||||
#define MCF_GPIO_DDRLD_DDRLD0 (0x1)
|
||||
#define MCF_GPIO_DDRLD_DDRLD1 (0x2)
|
||||
#define MCF_GPIO_DDRLD_DDRLD2 (0x4)
|
||||
#define MCF_GPIO_DDRLD_DDRLD3 (0x8)
|
||||
#define MCF_GPIO_DDRLD_DDRLD4 (0x10)
|
||||
#define MCF_GPIO_DDRLD_DDRLD5 (0x20)
|
||||
#define MCF_GPIO_DDRLD_DDRLD6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETLD */
|
||||
#define MCF_GPIO_SETLD_SETLD0 (0x1)
|
||||
#define MCF_GPIO_SETLD_SETLD1 (0x2)
|
||||
#define MCF_GPIO_SETLD_SETLD2 (0x4)
|
||||
#define MCF_GPIO_SETLD_SETLD3 (0x8)
|
||||
#define MCF_GPIO_SETLD_SETLD4 (0x10)
|
||||
#define MCF_GPIO_SETLD_SETLD5 (0x20)
|
||||
#define MCF_GPIO_SETLD_SETLD6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRLD */
|
||||
#define MCF_GPIO_CLRLD_CLRLD0 (0x1)
|
||||
#define MCF_GPIO_CLRLD_CLRLD1 (0x2)
|
||||
#define MCF_GPIO_CLRLD_CLRLD2 (0x4)
|
||||
#define MCF_GPIO_CLRLD_CLRLD3 (0x8)
|
||||
#define MCF_GPIO_CLRLD_CLRLD4 (0x10)
|
||||
#define MCF_GPIO_CLRLD_CLRLD5 (0x20)
|
||||
#define MCF_GPIO_CLRLD_CLRLD6 (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PLDPAR */
|
||||
#define MCF_GPIO_PLDPAR_PLDPAR0 (0x1)
|
||||
#define MCF_GPIO_PLDPAR_ACTLED_GPIO (0)
|
||||
#define MCF_GPIO_PLDPAR_ACTLED_ACTLED (0x1)
|
||||
#define MCF_GPIO_PLDPAR_PLDPAR1 (0x2)
|
||||
#define MCF_GPIO_PLDPAR_LINKLED_GPIO (0)
|
||||
#define MCF_GPIO_PLDPAR_LINKLED_LINKLED (0x2)
|
||||
#define MCF_GPIO_PLDPAR_PLDPAR2 (0x4)
|
||||
#define MCF_GPIO_PLDPAR_SPDLED_GPIO (0)
|
||||
#define MCF_GPIO_PLDPAR_SPDLED_SPDLED (0x4)
|
||||
#define MCF_GPIO_PLDPAR_PLDPAR3 (0x8)
|
||||
#define MCF_GPIO_PLDPAR_DUPLED_GPIO (0)
|
||||
#define MCF_GPIO_PLDPAR_DUPLED_DUPLED (0x8)
|
||||
#define MCF_GPIO_PLDPAR_PLDPAR4 (0x10)
|
||||
#define MCF_GPIO_PLDPAR_COLLED_GPIO (0)
|
||||
#define MCF_GPIO_PLDPAR_COLLED_COLLED (0x10)
|
||||
#define MCF_GPIO_PLDPAR_PLDPAR5 (0x20)
|
||||
#define MCF_GPIO_PLDPAR_RXLED_GPIO (0)
|
||||
#define MCF_GPIO_PLDPAR_RXLED_RXLED (0x20)
|
||||
#define MCF_GPIO_PLDPAR_PLDPAR6 (0x40)
|
||||
#define MCF_GPIO_PLDPAR_TXLED_GPIO (0)
|
||||
#define MCF_GPIO_PLDPAR_TXLED_TXLED (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PORTGP */
|
||||
#define MCF_GPIO_PORTGP_PORTGP0 (0x1)
|
||||
#define MCF_GPIO_PORTGP_PORTGP1 (0x2)
|
||||
#define MCF_GPIO_PORTGP_PORTGP2 (0x4)
|
||||
#define MCF_GPIO_PORTGP_PORTGP3 (0x8)
|
||||
#define MCF_GPIO_PORTGP_PORTGP4 (0x10)
|
||||
#define MCF_GPIO_PORTGP_PORTGP5 (0x20)
|
||||
#define MCF_GPIO_PORTGP_PORTGP6 (0x40)
|
||||
#define MCF_GPIO_PORTGP_PORTGP7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_DDRGP */
|
||||
#define MCF_GPIO_DDRGP_DDRGP0 (0x1)
|
||||
#define MCF_GPIO_DDRGP_DDRGP1 (0x2)
|
||||
#define MCF_GPIO_DDRGP_DDRGP2 (0x4)
|
||||
#define MCF_GPIO_DDRGP_DDRGP3 (0x8)
|
||||
#define MCF_GPIO_DDRGP_DDRGP4 (0x10)
|
||||
#define MCF_GPIO_DDRGP_DDRGP5 (0x20)
|
||||
#define MCF_GPIO_DDRGP_DDRGP6 (0x40)
|
||||
#define MCF_GPIO_DDRGP_DDRGP7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_SETGP */
|
||||
#define MCF_GPIO_SETGP_SETGP0 (0x1)
|
||||
#define MCF_GPIO_SETGP_SETGP1 (0x2)
|
||||
#define MCF_GPIO_SETGP_SETGP2 (0x4)
|
||||
#define MCF_GPIO_SETGP_SETGP3 (0x8)
|
||||
#define MCF_GPIO_SETGP_SETGP4 (0x10)
|
||||
#define MCF_GPIO_SETGP_SETGP5 (0x20)
|
||||
#define MCF_GPIO_SETGP_SETGP6 (0x40)
|
||||
#define MCF_GPIO_SETGP_SETGP7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_CLRGP */
|
||||
#define MCF_GPIO_CLRGP_CLRGP0 (0x1)
|
||||
#define MCF_GPIO_CLRGP_CLRGP1 (0x2)
|
||||
#define MCF_GPIO_CLRGP_CLRGP2 (0x4)
|
||||
#define MCF_GPIO_CLRGP_CLRGP3 (0x8)
|
||||
#define MCF_GPIO_CLRGP_CLRGP4 (0x10)
|
||||
#define MCF_GPIO_CLRGP_CLRGP5 (0x20)
|
||||
#define MCF_GPIO_CLRGP_CLRGP6 (0x40)
|
||||
#define MCF_GPIO_CLRGP_CLRGP7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPIO_PGPPAR */
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR0 (0x1)
|
||||
#define MCF_GPIO_PGPPAR_IRQ8_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ8_IRQ8 (0x1)
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR1 (0x2)
|
||||
#define MCF_GPIO_PGPPAR_IRQ9_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ9_IRQ9 (0x2)
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR2 (0x4)
|
||||
#define MCF_GPIO_PGPPAR_IRQ10_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ10_IRQ10 (0x4)
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR3 (0x8)
|
||||
#define MCF_GPIO_PGPPAR_IRQ11_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ11_IRQ11 (0x8)
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR4 (0x10)
|
||||
#define MCF_GPIO_PGPPAR_IRQ12_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ12_IRQ12 (0x10)
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR5 (0x20)
|
||||
#define MCF_GPIO_PGPPAR_IRQ13_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ13_IRQ13 (0x20)
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR6 (0x40)
|
||||
#define MCF_GPIO_PGPPAR_IRQ14_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ14_IRQ14 (0x40)
|
||||
#define MCF_GPIO_PGPPAR_PGPPAR7 (0x80)
|
||||
#define MCF_GPIO_PGPPAR_IRQ15_GPIO (0)
|
||||
#define MCF_GPIO_PGPPAR_IRQ15_IRQ15 (0x80)
|
||||
|
||||
|
||||
#endif /* __MCF52235_GPIO_H__ */
|
||||
@ -0,0 +1,198 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_GPTA_H__
|
||||
#define __MCF52235_GPTA_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* General Purpose Timer Module (GPT)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_GPTA_GPTIOS (*(vuint8 *)(&__IPSBAR[0x1A0000]))
|
||||
#define MCF_GPTA_GPTCFORC (*(vuint8 *)(&__IPSBAR[0x1A0001]))
|
||||
#define MCF_GPTA_GPTOC3M (*(vuint8 *)(&__IPSBAR[0x1A0002]))
|
||||
#define MCF_GPTA_GPTOC3D (*(vuint8 *)(&__IPSBAR[0x1A0003]))
|
||||
#define MCF_GPTA_GPTCNT (*(vuint16*)(&__IPSBAR[0x1A0004]))
|
||||
#define MCF_GPTA_GPTSCR1 (*(vuint8 *)(&__IPSBAR[0x1A0006]))
|
||||
#define MCF_GPTA_GPTTOV (*(vuint8 *)(&__IPSBAR[0x1A0008]))
|
||||
#define MCF_GPTA_GPTCTL1 (*(vuint8 *)(&__IPSBAR[0x1A0009]))
|
||||
#define MCF_GPTA_GPTCTL2 (*(vuint8 *)(&__IPSBAR[0x1A000B]))
|
||||
#define MCF_GPTA_GPTIE (*(vuint8 *)(&__IPSBAR[0x1A000C]))
|
||||
#define MCF_GPTA_GPTSCR2 (*(vuint8 *)(&__IPSBAR[0x1A000D]))
|
||||
#define MCF_GPTA_GPTFLG1 (*(vuint8 *)(&__IPSBAR[0x1A000E]))
|
||||
#define MCF_GPTA_GPTFLG2 (*(vuint8 *)(&__IPSBAR[0x1A000F]))
|
||||
#define MCF_GPTA_GPTC0 (*(vuint16*)(&__IPSBAR[0x1A0010]))
|
||||
#define MCF_GPTA_GPTC1 (*(vuint16*)(&__IPSBAR[0x1A0012]))
|
||||
#define MCF_GPTA_GPTC2 (*(vuint16*)(&__IPSBAR[0x1A0014]))
|
||||
#define MCF_GPTA_GPTC3 (*(vuint16*)(&__IPSBAR[0x1A0016]))
|
||||
#define MCF_GPTA_GPTPACTL (*(vuint8 *)(&__IPSBAR[0x1A0018]))
|
||||
#define MCF_GPTA_GPTPAFLG (*(vuint8 *)(&__IPSBAR[0x1A0019]))
|
||||
#define MCF_GPTA_GPTPACNT (*(vuint16*)(&__IPSBAR[0x1A001A]))
|
||||
#define MCF_GPTA_GPTPORT (*(vuint8 *)(&__IPSBAR[0x1A001D]))
|
||||
#define MCF_GPTA_GPTDDR (*(vuint8 *)(&__IPSBAR[0x1A001E]))
|
||||
#define MCF_GPTA_GPTC(x) (*(vuint16*)(&__IPSBAR[0x1A0010 + ((x)*0x2)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTIOS */
|
||||
#define MCF_GPTA_GPTIOS_IOS0 (0x1)
|
||||
#define MCF_GPTA_GPTIOS_IOS1 (0x2)
|
||||
#define MCF_GPTA_GPTIOS_IOS2 (0x4)
|
||||
#define MCF_GPTA_GPTIOS_IOS3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTCFORC */
|
||||
#define MCF_GPTA_GPTCFORC_FOC0 (0x1)
|
||||
#define MCF_GPTA_GPTCFORC_FOC1 (0x2)
|
||||
#define MCF_GPTA_GPTCFORC_FOC2 (0x4)
|
||||
#define MCF_GPTA_GPTCFORC_FOC3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTOC3M */
|
||||
#define MCF_GPTA_GPTOC3M_OC3M0 (0x1)
|
||||
#define MCF_GPTA_GPTOC3M_OC3M1 (0x2)
|
||||
#define MCF_GPTA_GPTOC3M_OC3M2 (0x4)
|
||||
#define MCF_GPTA_GPTOC3M_OC3M3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTOC3D */
|
||||
#define MCF_GPTA_GPTOC3D_OC3D0 (0x1)
|
||||
#define MCF_GPTA_GPTOC3D_OC3D1 (0x2)
|
||||
#define MCF_GPTA_GPTOC3D_OC3D2 (0x4)
|
||||
#define MCF_GPTA_GPTOC3D_OC3D3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTCNT */
|
||||
#define MCF_GPTA_GPTCNT_CNTR(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTSCR1 */
|
||||
#define MCF_GPTA_GPTSCR1_TFFCA (0x10)
|
||||
#define MCF_GPTA_GPTSCR1_GPTEN (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTTOV */
|
||||
#define MCF_GPTA_GPTTOV_TOV0 (0x1)
|
||||
#define MCF_GPTA_GPTTOV_TOV1 (0x2)
|
||||
#define MCF_GPTA_GPTTOV_TOV2 (0x4)
|
||||
#define MCF_GPTA_GPTTOV_TOV3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTCTL1 */
|
||||
#define MCF_GPTA_GPTCTL1_OL0 (0x1)
|
||||
#define MCF_GPTA_GPTCTL1_OM0 (0x2)
|
||||
#define MCF_GPTA_GPTCTL1_OL1 (0x4)
|
||||
#define MCF_GPTA_GPTCTL1_OM1 (0x8)
|
||||
#define MCF_GPTA_GPTCTL1_OL2 (0x10)
|
||||
#define MCF_GPTA_GPTCTL1_OM2 (0x20)
|
||||
#define MCF_GPTA_GPTCTL1_OL3 (0x40)
|
||||
#define MCF_GPTA_GPTCTL1_OM3 (0x80)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT0_NOTHING (0)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT0_TOGGLE (0x1)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT0_CLEAR (0x2)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT0_SET (0x3)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT1_NOTHING (0)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT1_TOGGLE (0x4)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT1_CLEAR (0x8)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT1_SET (0xC)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT2_NOTHING (0)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT2_TOGGLE (0x10)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT2_CLEAR (0x20)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT2_SET (0x30)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT3_NOTHING (0)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT3_TOGGLE (0x40)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT3_CLEAR (0x80)
|
||||
#define MCF_GPTA_GPTCTL1_OUTPUT3_SET (0xC0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTCTL2 */
|
||||
#define MCF_GPTA_GPTCTL2_EDG0A (0x1)
|
||||
#define MCF_GPTA_GPTCTL2_EDG0B (0x2)
|
||||
#define MCF_GPTA_GPTCTL2_EDG1A (0x4)
|
||||
#define MCF_GPTA_GPTCTL2_EDG1B (0x8)
|
||||
#define MCF_GPTA_GPTCTL2_EDG2A (0x10)
|
||||
#define MCF_GPTA_GPTCTL2_EDG2B (0x20)
|
||||
#define MCF_GPTA_GPTCTL2_EDG3A (0x40)
|
||||
#define MCF_GPTA_GPTCTL2_EDG3B (0x80)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT0_DISABLED (0)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT0_RISING (0x1)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT0_FALLING (0x2)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT0_ANY (0x3)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT1_DISABLED (0)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT1_RISING (0x4)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT1_FALLING (0x8)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT1_ANY (0xC)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT2_DISABLED (0)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT2_RISING (0x10)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT2_FALLING (0x20)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT2_ANY (0x30)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT3_DISABLED (0)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT3_RISING (0x40)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT3_FALLING (0x80)
|
||||
#define MCF_GPTA_GPTCTL2_INPUT3_ANY (0xC0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTIE */
|
||||
#define MCF_GPTA_GPTIE_CI0 (0x1)
|
||||
#define MCF_GPTA_GPTIE_CI1 (0x2)
|
||||
#define MCF_GPTA_GPTIE_CI2 (0x4)
|
||||
#define MCF_GPTA_GPTIE_CI3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTSCR2 */
|
||||
#define MCF_GPTA_GPTSCR2_PR(x) (((x)&0x7)<<0)
|
||||
#define MCF_GPTA_GPTSCR2_PR_1 (0)
|
||||
#define MCF_GPTA_GPTSCR2_PR_2 (0x1)
|
||||
#define MCF_GPTA_GPTSCR2_PR_4 (0x2)
|
||||
#define MCF_GPTA_GPTSCR2_PR_8 (0x3)
|
||||
#define MCF_GPTA_GPTSCR2_PR_16 (0x4)
|
||||
#define MCF_GPTA_GPTSCR2_PR_32 (0x5)
|
||||
#define MCF_GPTA_GPTSCR2_PR_64 (0x6)
|
||||
#define MCF_GPTA_GPTSCR2_PR_128 (0x7)
|
||||
#define MCF_GPTA_GPTSCR2_TCRE (0x8)
|
||||
#define MCF_GPTA_GPTSCR2_RDPT (0x10)
|
||||
#define MCF_GPTA_GPTSCR2_PUPT (0x20)
|
||||
#define MCF_GPTA_GPTSCR2_TOI (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTFLG1 */
|
||||
#define MCF_GPTA_GPTFLG1_CF0 (0x1)
|
||||
#define MCF_GPTA_GPTFLG1_CF1 (0x2)
|
||||
#define MCF_GPTA_GPTFLG1_CF2 (0x4)
|
||||
#define MCF_GPTA_GPTFLG1_CF3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTFLG2 */
|
||||
#define MCF_GPTA_GPTFLG2_TOF (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTC */
|
||||
#define MCF_GPTA_GPTC_CCNT(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTPACTL */
|
||||
#define MCF_GPTA_GPTPACTL_PAI (0x1)
|
||||
#define MCF_GPTA_GPTPACTL_PAOVI (0x2)
|
||||
#define MCF_GPTA_GPTPACTL_CLK(x) (((x)&0x3)<<0x2)
|
||||
#define MCF_GPTA_GPTPACTL_CLK_GPTPR (0)
|
||||
#define MCF_GPTA_GPTPACTL_CLK_PACLK (0x1)
|
||||
#define MCF_GPTA_GPTPACTL_CLK_PACLK_256 (0x2)
|
||||
#define MCF_GPTA_GPTPACTL_CLK_PACLK_65536 (0x3)
|
||||
#define MCF_GPTA_GPTPACTL_PEDGE (0x10)
|
||||
#define MCF_GPTA_GPTPACTL_PAMOD (0x20)
|
||||
#define MCF_GPTA_GPTPACTL_PAE (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTPAFLG */
|
||||
#define MCF_GPTA_GPTPAFLG_PAIF (0x1)
|
||||
#define MCF_GPTA_GPTPAFLG_PAOVF (0x2)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTPACNT */
|
||||
#define MCF_GPTA_GPTPACNT_PACNT(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTPORT */
|
||||
#define MCF_GPTA_GPTPORT_PORTT0 (0x1)
|
||||
#define MCF_GPTA_GPTPORT_PORTT1 (0x2)
|
||||
#define MCF_GPTA_GPTPORT_PORTT2 (0x4)
|
||||
#define MCF_GPTA_GPTPORT_PORTT3 (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_GPTA_GPTDDR */
|
||||
#define MCF_GPTA_GPTDDR_DDRT0 (0x1)
|
||||
#define MCF_GPTA_GPTDDR_DDRT1 (0x2)
|
||||
#define MCF_GPTA_GPTDDR_DDRT2 (0x4)
|
||||
#define MCF_GPTA_GPTDDR_DDRT3 (0x8)
|
||||
|
||||
|
||||
#endif /* __MCF52235_GPTA_H__ */
|
||||
@ -0,0 +1,54 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_I2C_H__
|
||||
#define __MCF52235_I2C_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* I2C Module (I2C)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_I2C_I2ADR (*(vuint8 *)(&__IPSBAR[0x300]))
|
||||
#define MCF_I2C_I2FDR (*(vuint8 *)(&__IPSBAR[0x304]))
|
||||
#define MCF_I2C_I2CR (*(vuint8 *)(&__IPSBAR[0x308]))
|
||||
#define MCF_I2C_I2SR (*(vuint8 *)(&__IPSBAR[0x30C]))
|
||||
#define MCF_I2C_I2DR (*(vuint8 *)(&__IPSBAR[0x310]))
|
||||
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_I2C_I2ADR */
|
||||
#define MCF_I2C_I2ADR_ADR(x) (((x)&0x7F)<<0x1)
|
||||
|
||||
/* Bit definitions and macros for MCF_I2C_I2FDR */
|
||||
#define MCF_I2C_I2FDR_IC(x) (((x)&0x3F)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_I2C_I2CR */
|
||||
#define MCF_I2C_I2CR_RSTA (0x4)
|
||||
#define MCF_I2C_I2CR_TXAK (0x8)
|
||||
#define MCF_I2C_I2CR_MTX (0x10)
|
||||
#define MCF_I2C_I2CR_MSTA (0x20)
|
||||
#define MCF_I2C_I2CR_IIEN (0x40)
|
||||
#define MCF_I2C_I2CR_IEN (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_I2C_I2SR */
|
||||
#define MCF_I2C_I2SR_RXAK (0x1)
|
||||
#define MCF_I2C_I2SR_IIF (0x2)
|
||||
#define MCF_I2C_I2SR_SRW (0x4)
|
||||
#define MCF_I2C_I2SR_IAL (0x10)
|
||||
#define MCF_I2C_I2SR_IBB (0x20)
|
||||
#define MCF_I2C_I2SR_IAAS (0x40)
|
||||
#define MCF_I2C_I2SR_ICF (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_I2C_I2DR */
|
||||
#define MCF_I2C_I2DR_DATA(x) (((x)&0xFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_I2C_H__ */
|
||||
@ -0,0 +1,484 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_INTC_H__
|
||||
#define __MCF52235_INTC_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Interrupt Controller (INTC)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_INTC0_IPRH (*(vuint32*)(&__IPSBAR[0xC00]))
|
||||
#define MCF_INTC0_IPRL (*(vuint32*)(&__IPSBAR[0xC04]))
|
||||
#define MCF_INTC0_IMRH (*(vuint32*)(&__IPSBAR[0xC08]))
|
||||
#define MCF_INTC0_IMRL (*(vuint32*)(&__IPSBAR[0xC0C]))
|
||||
#define MCF_INTC0_INTFRCH (*(vuint32*)(&__IPSBAR[0xC10]))
|
||||
#define MCF_INTC0_INTFRCL (*(vuint32*)(&__IPSBAR[0xC14]))
|
||||
#define MCF_INTC0_IRLR (*(vuint8 *)(&__IPSBAR[0xC18]))
|
||||
#define MCF_INTC0_IACKLPR (*(vuint8 *)(&__IPSBAR[0xC19]))
|
||||
#define MCF_INTC0_ICR01 (*(vuint8 *)(&__IPSBAR[0xC41]))
|
||||
#define MCF_INTC0_ICR02 (*(vuint8 *)(&__IPSBAR[0xC42]))
|
||||
#define MCF_INTC0_ICR03 (*(vuint8 *)(&__IPSBAR[0xC43]))
|
||||
#define MCF_INTC0_ICR04 (*(vuint8 *)(&__IPSBAR[0xC44]))
|
||||
#define MCF_INTC0_ICR05 (*(vuint8 *)(&__IPSBAR[0xC45]))
|
||||
#define MCF_INTC0_ICR06 (*(vuint8 *)(&__IPSBAR[0xC46]))
|
||||
#define MCF_INTC0_ICR07 (*(vuint8 *)(&__IPSBAR[0xC47]))
|
||||
#define MCF_INTC0_ICR08 (*(vuint8 *)(&__IPSBAR[0xC48]))
|
||||
#define MCF_INTC0_ICR09 (*(vuint8 *)(&__IPSBAR[0xC49]))
|
||||
#define MCF_INTC0_ICR10 (*(vuint8 *)(&__IPSBAR[0xC4A]))
|
||||
#define MCF_INTC0_ICR11 (*(vuint8 *)(&__IPSBAR[0xC4B]))
|
||||
#define MCF_INTC0_ICR12 (*(vuint8 *)(&__IPSBAR[0xC4C]))
|
||||
#define MCF_INTC0_ICR13 (*(vuint8 *)(&__IPSBAR[0xC4D]))
|
||||
#define MCF_INTC0_ICR14 (*(vuint8 *)(&__IPSBAR[0xC4E]))
|
||||
#define MCF_INTC0_ICR15 (*(vuint8 *)(&__IPSBAR[0xC4F]))
|
||||
#define MCF_INTC0_ICR16 (*(vuint8 *)(&__IPSBAR[0xC50]))
|
||||
#define MCF_INTC0_ICR17 (*(vuint8 *)(&__IPSBAR[0xC51]))
|
||||
#define MCF_INTC0_ICR18 (*(vuint8 *)(&__IPSBAR[0xC52]))
|
||||
#define MCF_INTC0_ICR19 (*(vuint8 *)(&__IPSBAR[0xC53]))
|
||||
#define MCF_INTC0_ICR20 (*(vuint8 *)(&__IPSBAR[0xC54]))
|
||||
#define MCF_INTC0_ICR21 (*(vuint8 *)(&__IPSBAR[0xC55]))
|
||||
#define MCF_INTC0_ICR22 (*(vuint8 *)(&__IPSBAR[0xC56]))
|
||||
#define MCF_INTC0_ICR23 (*(vuint8 *)(&__IPSBAR[0xC57]))
|
||||
#define MCF_INTC0_ICR24 (*(vuint8 *)(&__IPSBAR[0xC58]))
|
||||
#define MCF_INTC0_ICR25 (*(vuint8 *)(&__IPSBAR[0xC59]))
|
||||
#define MCF_INTC0_ICR26 (*(vuint8 *)(&__IPSBAR[0xC5A]))
|
||||
#define MCF_INTC0_ICR27 (*(vuint8 *)(&__IPSBAR[0xC5B]))
|
||||
#define MCF_INTC0_ICR28 (*(vuint8 *)(&__IPSBAR[0xC5C]))
|
||||
#define MCF_INTC0_ICR29 (*(vuint8 *)(&__IPSBAR[0xC5D]))
|
||||
#define MCF_INTC0_ICR30 (*(vuint8 *)(&__IPSBAR[0xC5E]))
|
||||
#define MCF_INTC0_ICR31 (*(vuint8 *)(&__IPSBAR[0xC5F]))
|
||||
#define MCF_INTC0_ICR32 (*(vuint8 *)(&__IPSBAR[0xC60]))
|
||||
#define MCF_INTC0_ICR33 (*(vuint8 *)(&__IPSBAR[0xC61]))
|
||||
#define MCF_INTC0_ICR34 (*(vuint8 *)(&__IPSBAR[0xC62]))
|
||||
#define MCF_INTC0_ICR35 (*(vuint8 *)(&__IPSBAR[0xC63]))
|
||||
#define MCF_INTC0_ICR36 (*(vuint8 *)(&__IPSBAR[0xC64]))
|
||||
#define MCF_INTC0_ICR37 (*(vuint8 *)(&__IPSBAR[0xC65]))
|
||||
#define MCF_INTC0_ICR38 (*(vuint8 *)(&__IPSBAR[0xC66]))
|
||||
#define MCF_INTC0_ICR39 (*(vuint8 *)(&__IPSBAR[0xC67]))
|
||||
#define MCF_INTC0_ICR40 (*(vuint8 *)(&__IPSBAR[0xC68]))
|
||||
#define MCF_INTC0_ICR41 (*(vuint8 *)(&__IPSBAR[0xC69]))
|
||||
#define MCF_INTC0_ICR42 (*(vuint8 *)(&__IPSBAR[0xC6A]))
|
||||
#define MCF_INTC0_ICR43 (*(vuint8 *)(&__IPSBAR[0xC6B]))
|
||||
#define MCF_INTC0_ICR44 (*(vuint8 *)(&__IPSBAR[0xC6C]))
|
||||
#define MCF_INTC0_ICR45 (*(vuint8 *)(&__IPSBAR[0xC6D]))
|
||||
#define MCF_INTC0_ICR46 (*(vuint8 *)(&__IPSBAR[0xC6E]))
|
||||
#define MCF_INTC0_ICR47 (*(vuint8 *)(&__IPSBAR[0xC6F]))
|
||||
#define MCF_INTC0_ICR48 (*(vuint8 *)(&__IPSBAR[0xC70]))
|
||||
#define MCF_INTC0_ICR49 (*(vuint8 *)(&__IPSBAR[0xC71]))
|
||||
#define MCF_INTC0_ICR50 (*(vuint8 *)(&__IPSBAR[0xC72]))
|
||||
#define MCF_INTC0_ICR51 (*(vuint8 *)(&__IPSBAR[0xC73]))
|
||||
#define MCF_INTC0_ICR52 (*(vuint8 *)(&__IPSBAR[0xC74]))
|
||||
#define MCF_INTC0_ICR53 (*(vuint8 *)(&__IPSBAR[0xC75]))
|
||||
#define MCF_INTC0_ICR54 (*(vuint8 *)(&__IPSBAR[0xC76]))
|
||||
#define MCF_INTC0_ICR55 (*(vuint8 *)(&__IPSBAR[0xC77]))
|
||||
#define MCF_INTC0_ICR56 (*(vuint8 *)(&__IPSBAR[0xC78]))
|
||||
#define MCF_INTC0_ICR57 (*(vuint8 *)(&__IPSBAR[0xC79]))
|
||||
#define MCF_INTC0_ICR58 (*(vuint8 *)(&__IPSBAR[0xC7A]))
|
||||
#define MCF_INTC0_ICR59 (*(vuint8 *)(&__IPSBAR[0xC7B]))
|
||||
#define MCF_INTC0_ICR60 (*(vuint8 *)(&__IPSBAR[0xC7C]))
|
||||
#define MCF_INTC0_ICR61 (*(vuint8 *)(&__IPSBAR[0xC7D]))
|
||||
#define MCF_INTC0_ICR62 (*(vuint8 *)(&__IPSBAR[0xC7E]))
|
||||
#define MCF_INTC0_ICR63 (*(vuint8 *)(&__IPSBAR[0xC7F]))
|
||||
#define MCF_INTC0_SWIACK (*(vuint8 *)(&__IPSBAR[0xCE0]))
|
||||
#define MCF_INTC0_L1IACK (*(vuint8 *)(&__IPSBAR[0xCE4]))
|
||||
#define MCF_INTC0_L2IACK (*(vuint8 *)(&__IPSBAR[0xCE8]))
|
||||
#define MCF_INTC0_L3IACK (*(vuint8 *)(&__IPSBAR[0xCEC]))
|
||||
#define MCF_INTC0_L4IACK (*(vuint8 *)(&__IPSBAR[0xCF0]))
|
||||
#define MCF_INTC0_L5IACK (*(vuint8 *)(&__IPSBAR[0xCF4]))
|
||||
#define MCF_INTC0_L6IACK (*(vuint8 *)(&__IPSBAR[0xCF8]))
|
||||
#define MCF_INTC0_L7IACK (*(vuint8 *)(&__IPSBAR[0xCFC]))
|
||||
#define MCF_INTC0_ICR(x) (*(vuint8 *)(&__IPSBAR[0xC41 + ((x-1)*0x1)]))
|
||||
#define MCF_INTC0_LIACK(x) (*(vuint8 *)(&__IPSBAR[0xCE4 + ((x-1)*0x4)]))
|
||||
|
||||
#define MCF_INTC1_IPRH (*(vuint32*)(&__IPSBAR[0xD00]))
|
||||
#define MCF_INTC1_IPRL (*(vuint32*)(&__IPSBAR[0xD04]))
|
||||
#define MCF_INTC1_IMRH (*(vuint32*)(&__IPSBAR[0xD08]))
|
||||
#define MCF_INTC1_IMRL (*(vuint32*)(&__IPSBAR[0xD0C]))
|
||||
#define MCF_INTC1_INTFRCH (*(vuint32*)(&__IPSBAR[0xD10]))
|
||||
#define MCF_INTC1_INTFRCL (*(vuint32*)(&__IPSBAR[0xD14]))
|
||||
#define MCF_INTC1_IRLR (*(vuint8 *)(&__IPSBAR[0xD18]))
|
||||
#define MCF_INTC1_IACKLPR (*(vuint8 *)(&__IPSBAR[0xD19]))
|
||||
#define MCF_INTC1_ICR01 (*(vuint8 *)(&__IPSBAR[0xD41]))
|
||||
#define MCF_INTC1_ICR02 (*(vuint8 *)(&__IPSBAR[0xD42]))
|
||||
#define MCF_INTC1_ICR03 (*(vuint8 *)(&__IPSBAR[0xD43]))
|
||||
#define MCF_INTC1_ICR04 (*(vuint8 *)(&__IPSBAR[0xD44]))
|
||||
#define MCF_INTC1_ICR05 (*(vuint8 *)(&__IPSBAR[0xD45]))
|
||||
#define MCF_INTC1_ICR06 (*(vuint8 *)(&__IPSBAR[0xD46]))
|
||||
#define MCF_INTC1_ICR07 (*(vuint8 *)(&__IPSBAR[0xD47]))
|
||||
#define MCF_INTC1_ICR08 (*(vuint8 *)(&__IPSBAR[0xD48]))
|
||||
#define MCF_INTC1_ICR09 (*(vuint8 *)(&__IPSBAR[0xD49]))
|
||||
#define MCF_INTC1_ICR10 (*(vuint8 *)(&__IPSBAR[0xD4A]))
|
||||
#define MCF_INTC1_ICR11 (*(vuint8 *)(&__IPSBAR[0xD4B]))
|
||||
#define MCF_INTC1_ICR12 (*(vuint8 *)(&__IPSBAR[0xD4C]))
|
||||
#define MCF_INTC1_ICR13 (*(vuint8 *)(&__IPSBAR[0xD4D]))
|
||||
#define MCF_INTC1_ICR14 (*(vuint8 *)(&__IPSBAR[0xD4E]))
|
||||
#define MCF_INTC1_ICR15 (*(vuint8 *)(&__IPSBAR[0xD4F]))
|
||||
#define MCF_INTC1_ICR16 (*(vuint8 *)(&__IPSBAR[0xD50]))
|
||||
#define MCF_INTC1_ICR17 (*(vuint8 *)(&__IPSBAR[0xD51]))
|
||||
#define MCF_INTC1_ICR18 (*(vuint8 *)(&__IPSBAR[0xD52]))
|
||||
#define MCF_INTC1_ICR19 (*(vuint8 *)(&__IPSBAR[0xD53]))
|
||||
#define MCF_INTC1_ICR20 (*(vuint8 *)(&__IPSBAR[0xD54]))
|
||||
#define MCF_INTC1_ICR21 (*(vuint8 *)(&__IPSBAR[0xD55]))
|
||||
#define MCF_INTC1_ICR22 (*(vuint8 *)(&__IPSBAR[0xD56]))
|
||||
#define MCF_INTC1_ICR23 (*(vuint8 *)(&__IPSBAR[0xD57]))
|
||||
#define MCF_INTC1_ICR24 (*(vuint8 *)(&__IPSBAR[0xD58]))
|
||||
#define MCF_INTC1_ICR25 (*(vuint8 *)(&__IPSBAR[0xD59]))
|
||||
#define MCF_INTC1_ICR26 (*(vuint8 *)(&__IPSBAR[0xD5A]))
|
||||
#define MCF_INTC1_ICR27 (*(vuint8 *)(&__IPSBAR[0xD5B]))
|
||||
#define MCF_INTC1_ICR28 (*(vuint8 *)(&__IPSBAR[0xD5C]))
|
||||
#define MCF_INTC1_ICR29 (*(vuint8 *)(&__IPSBAR[0xD5D]))
|
||||
#define MCF_INTC1_ICR30 (*(vuint8 *)(&__IPSBAR[0xD5E]))
|
||||
#define MCF_INTC1_ICR31 (*(vuint8 *)(&__IPSBAR[0xD5F]))
|
||||
#define MCF_INTC1_ICR32 (*(vuint8 *)(&__IPSBAR[0xD60]))
|
||||
#define MCF_INTC1_ICR33 (*(vuint8 *)(&__IPSBAR[0xD61]))
|
||||
#define MCF_INTC1_ICR34 (*(vuint8 *)(&__IPSBAR[0xD62]))
|
||||
#define MCF_INTC1_ICR35 (*(vuint8 *)(&__IPSBAR[0xD63]))
|
||||
#define MCF_INTC1_ICR36 (*(vuint8 *)(&__IPSBAR[0xD64]))
|
||||
#define MCF_INTC1_ICR37 (*(vuint8 *)(&__IPSBAR[0xD65]))
|
||||
#define MCF_INTC1_ICR38 (*(vuint8 *)(&__IPSBAR[0xD66]))
|
||||
#define MCF_INTC1_ICR39 (*(vuint8 *)(&__IPSBAR[0xD67]))
|
||||
#define MCF_INTC1_ICR40 (*(vuint8 *)(&__IPSBAR[0xD68]))
|
||||
#define MCF_INTC1_ICR41 (*(vuint8 *)(&__IPSBAR[0xD69]))
|
||||
#define MCF_INTC1_ICR42 (*(vuint8 *)(&__IPSBAR[0xD6A]))
|
||||
#define MCF_INTC1_ICR43 (*(vuint8 *)(&__IPSBAR[0xD6B]))
|
||||
#define MCF_INTC1_ICR44 (*(vuint8 *)(&__IPSBAR[0xD6C]))
|
||||
#define MCF_INTC1_ICR45 (*(vuint8 *)(&__IPSBAR[0xD6D]))
|
||||
#define MCF_INTC1_ICR46 (*(vuint8 *)(&__IPSBAR[0xD6E]))
|
||||
#define MCF_INTC1_ICR47 (*(vuint8 *)(&__IPSBAR[0xD6F]))
|
||||
#define MCF_INTC1_ICR48 (*(vuint8 *)(&__IPSBAR[0xD70]))
|
||||
#define MCF_INTC1_ICR49 (*(vuint8 *)(&__IPSBAR[0xD71]))
|
||||
#define MCF_INTC1_ICR50 (*(vuint8 *)(&__IPSBAR[0xD72]))
|
||||
#define MCF_INTC1_ICR51 (*(vuint8 *)(&__IPSBAR[0xD73]))
|
||||
#define MCF_INTC1_ICR52 (*(vuint8 *)(&__IPSBAR[0xD74]))
|
||||
#define MCF_INTC1_ICR53 (*(vuint8 *)(&__IPSBAR[0xD75]))
|
||||
#define MCF_INTC1_ICR54 (*(vuint8 *)(&__IPSBAR[0xD76]))
|
||||
#define MCF_INTC1_ICR55 (*(vuint8 *)(&__IPSBAR[0xD77]))
|
||||
#define MCF_INTC1_ICR56 (*(vuint8 *)(&__IPSBAR[0xD78]))
|
||||
#define MCF_INTC1_ICR57 (*(vuint8 *)(&__IPSBAR[0xD79]))
|
||||
#define MCF_INTC1_ICR58 (*(vuint8 *)(&__IPSBAR[0xD7A]))
|
||||
#define MCF_INTC1_ICR59 (*(vuint8 *)(&__IPSBAR[0xD7B]))
|
||||
#define MCF_INTC1_ICR60 (*(vuint8 *)(&__IPSBAR[0xD7C]))
|
||||
#define MCF_INTC1_ICR61 (*(vuint8 *)(&__IPSBAR[0xD7D]))
|
||||
#define MCF_INTC1_ICR62 (*(vuint8 *)(&__IPSBAR[0xD7E]))
|
||||
#define MCF_INTC1_ICR63 (*(vuint8 *)(&__IPSBAR[0xD7F]))
|
||||
#define MCF_INTC1_SWIACK (*(vuint8 *)(&__IPSBAR[0xDE0]))
|
||||
#define MCF_INTC1_L1IACK (*(vuint8 *)(&__IPSBAR[0xDE4]))
|
||||
#define MCF_INTC1_L2IACK (*(vuint8 *)(&__IPSBAR[0xDE8]))
|
||||
#define MCF_INTC1_L3IACK (*(vuint8 *)(&__IPSBAR[0xDEC]))
|
||||
#define MCF_INTC1_L4IACK (*(vuint8 *)(&__IPSBAR[0xDF0]))
|
||||
#define MCF_INTC1_L5IACK (*(vuint8 *)(&__IPSBAR[0xDF4]))
|
||||
#define MCF_INTC1_L6IACK (*(vuint8 *)(&__IPSBAR[0xDF8]))
|
||||
#define MCF_INTC1_L7IACK (*(vuint8 *)(&__IPSBAR[0xDFC]))
|
||||
#define MCF_INTC1_ICR(x) (*(vuint8 *)(&__IPSBAR[0xD41 + ((x-1)*0x1)]))
|
||||
#define MCF_INTC1_LIACK(x) (*(vuint8 *)(&__IPSBAR[0xDE4 + ((x-1)*0x4)]))
|
||||
|
||||
#define MCF_INTC_IPRH(x) (*(vuint32*)(&__IPSBAR[0xC00 + ((x)*0x100)]))
|
||||
#define MCF_INTC_IPRL(x) (*(vuint32*)(&__IPSBAR[0xC04 + ((x)*0x100)]))
|
||||
#define MCF_INTC_IMRH(x) (*(vuint32*)(&__IPSBAR[0xC08 + ((x)*0x100)]))
|
||||
#define MCF_INTC_IMRL(x) (*(vuint32*)(&__IPSBAR[0xC0C + ((x)*0x100)]))
|
||||
#define MCF_INTC_INTFRCH(x) (*(vuint32*)(&__IPSBAR[0xC10 + ((x)*0x100)]))
|
||||
#define MCF_INTC_INTFRCL(x) (*(vuint32*)(&__IPSBAR[0xC14 + ((x)*0x100)]))
|
||||
#define MCF_INTC_IRLR(x) (*(vuint8 *)(&__IPSBAR[0xC18 + ((x)*0x100)]))
|
||||
#define MCF_INTC_IACKLPR(x) (*(vuint8 *)(&__IPSBAR[0xC19 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR01(x) (*(vuint8 *)(&__IPSBAR[0xC41 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR02(x) (*(vuint8 *)(&__IPSBAR[0xC42 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR03(x) (*(vuint8 *)(&__IPSBAR[0xC43 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR04(x) (*(vuint8 *)(&__IPSBAR[0xC44 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR05(x) (*(vuint8 *)(&__IPSBAR[0xC45 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR06(x) (*(vuint8 *)(&__IPSBAR[0xC46 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR07(x) (*(vuint8 *)(&__IPSBAR[0xC47 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR08(x) (*(vuint8 *)(&__IPSBAR[0xC48 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR09(x) (*(vuint8 *)(&__IPSBAR[0xC49 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR10(x) (*(vuint8 *)(&__IPSBAR[0xC4A + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR11(x) (*(vuint8 *)(&__IPSBAR[0xC4B + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR12(x) (*(vuint8 *)(&__IPSBAR[0xC4C + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR13(x) (*(vuint8 *)(&__IPSBAR[0xC4D + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR14(x) (*(vuint8 *)(&__IPSBAR[0xC4E + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR15(x) (*(vuint8 *)(&__IPSBAR[0xC4F + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR16(x) (*(vuint8 *)(&__IPSBAR[0xC50 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR17(x) (*(vuint8 *)(&__IPSBAR[0xC51 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR18(x) (*(vuint8 *)(&__IPSBAR[0xC52 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR19(x) (*(vuint8 *)(&__IPSBAR[0xC53 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR20(x) (*(vuint8 *)(&__IPSBAR[0xC54 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR21(x) (*(vuint8 *)(&__IPSBAR[0xC55 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR22(x) (*(vuint8 *)(&__IPSBAR[0xC56 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR23(x) (*(vuint8 *)(&__IPSBAR[0xC57 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR24(x) (*(vuint8 *)(&__IPSBAR[0xC58 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR25(x) (*(vuint8 *)(&__IPSBAR[0xC59 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR26(x) (*(vuint8 *)(&__IPSBAR[0xC5A + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR27(x) (*(vuint8 *)(&__IPSBAR[0xC5B + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR28(x) (*(vuint8 *)(&__IPSBAR[0xC5C + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR29(x) (*(vuint8 *)(&__IPSBAR[0xC5D + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR30(x) (*(vuint8 *)(&__IPSBAR[0xC5E + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR31(x) (*(vuint8 *)(&__IPSBAR[0xC5F + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR32(x) (*(vuint8 *)(&__IPSBAR[0xC60 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR33(x) (*(vuint8 *)(&__IPSBAR[0xC61 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR34(x) (*(vuint8 *)(&__IPSBAR[0xC62 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR35(x) (*(vuint8 *)(&__IPSBAR[0xC63 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR36(x) (*(vuint8 *)(&__IPSBAR[0xC64 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR37(x) (*(vuint8 *)(&__IPSBAR[0xC65 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR38(x) (*(vuint8 *)(&__IPSBAR[0xC66 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR39(x) (*(vuint8 *)(&__IPSBAR[0xC67 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR40(x) (*(vuint8 *)(&__IPSBAR[0xC68 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR41(x) (*(vuint8 *)(&__IPSBAR[0xC69 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR42(x) (*(vuint8 *)(&__IPSBAR[0xC6A + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR43(x) (*(vuint8 *)(&__IPSBAR[0xC6B + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR44(x) (*(vuint8 *)(&__IPSBAR[0xC6C + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR45(x) (*(vuint8 *)(&__IPSBAR[0xC6D + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR46(x) (*(vuint8 *)(&__IPSBAR[0xC6E + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR47(x) (*(vuint8 *)(&__IPSBAR[0xC6F + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR48(x) (*(vuint8 *)(&__IPSBAR[0xC70 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR49(x) (*(vuint8 *)(&__IPSBAR[0xC71 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR50(x) (*(vuint8 *)(&__IPSBAR[0xC72 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR51(x) (*(vuint8 *)(&__IPSBAR[0xC73 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR52(x) (*(vuint8 *)(&__IPSBAR[0xC74 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR53(x) (*(vuint8 *)(&__IPSBAR[0xC75 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR54(x) (*(vuint8 *)(&__IPSBAR[0xC76 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR55(x) (*(vuint8 *)(&__IPSBAR[0xC77 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR56(x) (*(vuint8 *)(&__IPSBAR[0xC78 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR57(x) (*(vuint8 *)(&__IPSBAR[0xC79 + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR58(x) (*(vuint8 *)(&__IPSBAR[0xC7A + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR59(x) (*(vuint8 *)(&__IPSBAR[0xC7B + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR60(x) (*(vuint8 *)(&__IPSBAR[0xC7C + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR61(x) (*(vuint8 *)(&__IPSBAR[0xC7D + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR62(x) (*(vuint8 *)(&__IPSBAR[0xC7E + ((x)*0x100)]))
|
||||
#define MCF_INTC_ICR63(x) (*(vuint8 *)(&__IPSBAR[0xC7F + ((x)*0x100)]))
|
||||
#define MCF_INTC_SWIACK(x) (*(vuint8 *)(&__IPSBAR[0xCE0 + ((x)*0x100)]))
|
||||
#define MCF_INTC_L1IACK(x) (*(vuint8 *)(&__IPSBAR[0xCE4 + ((x)*0x100)]))
|
||||
#define MCF_INTC_L2IACK(x) (*(vuint8 *)(&__IPSBAR[0xCE8 + ((x)*0x100)]))
|
||||
#define MCF_INTC_L3IACK(x) (*(vuint8 *)(&__IPSBAR[0xCEC + ((x)*0x100)]))
|
||||
#define MCF_INTC_L4IACK(x) (*(vuint8 *)(&__IPSBAR[0xCF0 + ((x)*0x100)]))
|
||||
#define MCF_INTC_L5IACK(x) (*(vuint8 *)(&__IPSBAR[0xCF4 + ((x)*0x100)]))
|
||||
#define MCF_INTC_L6IACK(x) (*(vuint8 *)(&__IPSBAR[0xCF8 + ((x)*0x100)]))
|
||||
#define MCF_INTC_L7IACK(x) (*(vuint8 *)(&__IPSBAR[0xCFC + ((x)*0x100)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_IPRH */
|
||||
#define MCF_INTC_IPRH_INT32 (0x1)
|
||||
#define MCF_INTC_IPRH_INT33 (0x2)
|
||||
#define MCF_INTC_IPRH_INT34 (0x4)
|
||||
#define MCF_INTC_IPRH_INT35 (0x8)
|
||||
#define MCF_INTC_IPRH_INT36 (0x10)
|
||||
#define MCF_INTC_IPRH_INT37 (0x20)
|
||||
#define MCF_INTC_IPRH_INT38 (0x40)
|
||||
#define MCF_INTC_IPRH_INT39 (0x80)
|
||||
#define MCF_INTC_IPRH_INT40 (0x100)
|
||||
#define MCF_INTC_IPRH_INT41 (0x200)
|
||||
#define MCF_INTC_IPRH_INT42 (0x400)
|
||||
#define MCF_INTC_IPRH_INT43 (0x800)
|
||||
#define MCF_INTC_IPRH_INT44 (0x1000)
|
||||
#define MCF_INTC_IPRH_INT45 (0x2000)
|
||||
#define MCF_INTC_IPRH_INT46 (0x4000)
|
||||
#define MCF_INTC_IPRH_INT47 (0x8000)
|
||||
#define MCF_INTC_IPRH_INT48 (0x10000)
|
||||
#define MCF_INTC_IPRH_INT49 (0x20000)
|
||||
#define MCF_INTC_IPRH_INT50 (0x40000)
|
||||
#define MCF_INTC_IPRH_INT51 (0x80000)
|
||||
#define MCF_INTC_IPRH_INT52 (0x100000)
|
||||
#define MCF_INTC_IPRH_INT53 (0x200000)
|
||||
#define MCF_INTC_IPRH_INT54 (0x400000)
|
||||
#define MCF_INTC_IPRH_INT55 (0x800000)
|
||||
#define MCF_INTC_IPRH_INT56 (0x1000000)
|
||||
#define MCF_INTC_IPRH_INT57 (0x2000000)
|
||||
#define MCF_INTC_IPRH_INT58 (0x4000000)
|
||||
#define MCF_INTC_IPRH_INT59 (0x8000000)
|
||||
#define MCF_INTC_IPRH_INT60 (0x10000000)
|
||||
#define MCF_INTC_IPRH_INT61 (0x20000000)
|
||||
#define MCF_INTC_IPRH_INT62 (0x40000000)
|
||||
#define MCF_INTC_IPRH_INT63 (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_IPRL */
|
||||
#define MCF_INTC_IPRL_INT1 (0x2)
|
||||
#define MCF_INTC_IPRL_INT2 (0x4)
|
||||
#define MCF_INTC_IPRL_INT3 (0x8)
|
||||
#define MCF_INTC_IPRL_INT4 (0x10)
|
||||
#define MCF_INTC_IPRL_INT5 (0x20)
|
||||
#define MCF_INTC_IPRL_INT6 (0x40)
|
||||
#define MCF_INTC_IPRL_INT7 (0x80)
|
||||
#define MCF_INTC_IPRL_INT8 (0x100)
|
||||
#define MCF_INTC_IPRL_INT9 (0x200)
|
||||
#define MCF_INTC_IPRL_INT10 (0x400)
|
||||
#define MCF_INTC_IPRL_INT11 (0x800)
|
||||
#define MCF_INTC_IPRL_INT12 (0x1000)
|
||||
#define MCF_INTC_IPRL_INT13 (0x2000)
|
||||
#define MCF_INTC_IPRL_INT14 (0x4000)
|
||||
#define MCF_INTC_IPRL_INT15 (0x8000)
|
||||
#define MCF_INTC_IPRL_INT16 (0x10000)
|
||||
#define MCF_INTC_IPRL_INT17 (0x20000)
|
||||
#define MCF_INTC_IPRL_INT18 (0x40000)
|
||||
#define MCF_INTC_IPRL_INT19 (0x80000)
|
||||
#define MCF_INTC_IPRL_INT20 (0x100000)
|
||||
#define MCF_INTC_IPRL_INT21 (0x200000)
|
||||
#define MCF_INTC_IPRL_INT22 (0x400000)
|
||||
#define MCF_INTC_IPRL_INT23 (0x800000)
|
||||
#define MCF_INTC_IPRL_INT24 (0x1000000)
|
||||
#define MCF_INTC_IPRL_INT25 (0x2000000)
|
||||
#define MCF_INTC_IPRL_INT26 (0x4000000)
|
||||
#define MCF_INTC_IPRL_INT27 (0x8000000)
|
||||
#define MCF_INTC_IPRL_INT28 (0x10000000)
|
||||
#define MCF_INTC_IPRL_INT29 (0x20000000)
|
||||
#define MCF_INTC_IPRL_INT30 (0x40000000)
|
||||
#define MCF_INTC_IPRL_INT31 (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_IMRH */
|
||||
#define MCF_INTC_IMRH_INT_MASK32 (0x1)
|
||||
#define MCF_INTC_IMRH_INT_MASK33 (0x2)
|
||||
#define MCF_INTC_IMRH_INT_MASK34 (0x4)
|
||||
#define MCF_INTC_IMRH_INT_MASK35 (0x8)
|
||||
#define MCF_INTC_IMRH_INT_MASK36 (0x10)
|
||||
#define MCF_INTC_IMRH_INT_MASK37 (0x20)
|
||||
#define MCF_INTC_IMRH_INT_MASK38 (0x40)
|
||||
#define MCF_INTC_IMRH_INT_MASK39 (0x80)
|
||||
#define MCF_INTC_IMRH_INT_MASK40 (0x100)
|
||||
#define MCF_INTC_IMRH_INT_MASK41 (0x200)
|
||||
#define MCF_INTC_IMRH_INT_MASK42 (0x400)
|
||||
#define MCF_INTC_IMRH_INT_MASK43 (0x800)
|
||||
#define MCF_INTC_IMRH_INT_MASK44 (0x1000)
|
||||
#define MCF_INTC_IMRH_INT_MASK45 (0x2000)
|
||||
#define MCF_INTC_IMRH_INT_MASK46 (0x4000)
|
||||
#define MCF_INTC_IMRH_INT_MASK47 (0x8000)
|
||||
#define MCF_INTC_IMRH_INT_MASK48 (0x10000)
|
||||
#define MCF_INTC_IMRH_INT_MASK49 (0x20000)
|
||||
#define MCF_INTC_IMRH_INT_MASK50 (0x40000)
|
||||
#define MCF_INTC_IMRH_INT_MASK51 (0x80000)
|
||||
#define MCF_INTC_IMRH_INT_MASK52 (0x100000)
|
||||
#define MCF_INTC_IMRH_INT_MASK53 (0x200000)
|
||||
#define MCF_INTC_IMRH_INT_MASK54 (0x400000)
|
||||
#define MCF_INTC_IMRH_INT_MASK55 (0x800000)
|
||||
#define MCF_INTC_IMRH_INT_MASK56 (0x1000000)
|
||||
#define MCF_INTC_IMRH_INT_MASK57 (0x2000000)
|
||||
#define MCF_INTC_IMRH_INT_MASK58 (0x4000000)
|
||||
#define MCF_INTC_IMRH_INT_MASK59 (0x8000000)
|
||||
#define MCF_INTC_IMRH_INT_MASK60 (0x10000000)
|
||||
#define MCF_INTC_IMRH_INT_MASK61 (0x20000000)
|
||||
#define MCF_INTC_IMRH_INT_MASK62 (0x40000000)
|
||||
#define MCF_INTC_IMRH_INT_MASK63 (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_IMRL */
|
||||
#define MCF_INTC_IMRL_MASKALL (0x1)
|
||||
#define MCF_INTC_IMRL_INT_MASK1 (0x2)
|
||||
#define MCF_INTC_IMRL_INT_MASK2 (0x4)
|
||||
#define MCF_INTC_IMRL_INT_MASK3 (0x8)
|
||||
#define MCF_INTC_IMRL_INT_MASK4 (0x10)
|
||||
#define MCF_INTC_IMRL_INT_MASK5 (0x20)
|
||||
#define MCF_INTC_IMRL_INT_MASK6 (0x40)
|
||||
#define MCF_INTC_IMRL_INT_MASK7 (0x80)
|
||||
#define MCF_INTC_IMRL_INT_MASK8 (0x100)
|
||||
#define MCF_INTC_IMRL_INT_MASK9 (0x200)
|
||||
#define MCF_INTC_IMRL_INT_MASK10 (0x400)
|
||||
#define MCF_INTC_IMRL_INT_MASK11 (0x800)
|
||||
#define MCF_INTC_IMRL_INT_MASK12 (0x1000)
|
||||
#define MCF_INTC_IMRL_INT_MASK13 (0x2000)
|
||||
#define MCF_INTC_IMRL_INT_MASK14 (0x4000)
|
||||
#define MCF_INTC_IMRL_INT_MASK15 (0x8000)
|
||||
#define MCF_INTC_IMRL_INT_MASK16 (0x10000)
|
||||
#define MCF_INTC_IMRL_INT_MASK17 (0x20000)
|
||||
#define MCF_INTC_IMRL_INT_MASK18 (0x40000)
|
||||
#define MCF_INTC_IMRL_INT_MASK19 (0x80000)
|
||||
#define MCF_INTC_IMRL_INT_MASK20 (0x100000)
|
||||
#define MCF_INTC_IMRL_INT_MASK21 (0x200000)
|
||||
#define MCF_INTC_IMRL_INT_MASK22 (0x400000)
|
||||
#define MCF_INTC_IMRL_INT_MASK23 (0x800000)
|
||||
#define MCF_INTC_IMRL_INT_MASK24 (0x1000000)
|
||||
#define MCF_INTC_IMRL_INT_MASK25 (0x2000000)
|
||||
#define MCF_INTC_IMRL_INT_MASK26 (0x4000000)
|
||||
#define MCF_INTC_IMRL_INT_MASK27 (0x8000000)
|
||||
#define MCF_INTC_IMRL_INT_MASK28 (0x10000000)
|
||||
#define MCF_INTC_IMRL_INT_MASK29 (0x20000000)
|
||||
#define MCF_INTC_IMRL_INT_MASK30 (0x40000000)
|
||||
#define MCF_INTC_IMRL_INT_MASK31 (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_INTFRCH */
|
||||
#define MCF_INTC_INTFRCH_INTFRC32 (0x1)
|
||||
#define MCF_INTC_INTFRCH_INTFRC33 (0x2)
|
||||
#define MCF_INTC_INTFRCH_INTFRC34 (0x4)
|
||||
#define MCF_INTC_INTFRCH_INTFRC35 (0x8)
|
||||
#define MCF_INTC_INTFRCH_INTFRC36 (0x10)
|
||||
#define MCF_INTC_INTFRCH_INTFRC37 (0x20)
|
||||
#define MCF_INTC_INTFRCH_INTFRC38 (0x40)
|
||||
#define MCF_INTC_INTFRCH_INTFRC39 (0x80)
|
||||
#define MCF_INTC_INTFRCH_INTFRC40 (0x100)
|
||||
#define MCF_INTC_INTFRCH_INTFRC41 (0x200)
|
||||
#define MCF_INTC_INTFRCH_INTFRC42 (0x400)
|
||||
#define MCF_INTC_INTFRCH_INTFRC43 (0x800)
|
||||
#define MCF_INTC_INTFRCH_INTFRC44 (0x1000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC45 (0x2000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC46 (0x4000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC47 (0x8000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC48 (0x10000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC49 (0x20000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC50 (0x40000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC51 (0x80000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC52 (0x100000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC53 (0x200000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC54 (0x400000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC55 (0x800000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC56 (0x1000000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC57 (0x2000000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC58 (0x4000000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC59 (0x8000000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC60 (0x10000000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC61 (0x20000000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC62 (0x40000000)
|
||||
#define MCF_INTC_INTFRCH_INTFRC63 (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_INTFRCL */
|
||||
#define MCF_INTC_INTFRCL_INTFRC1 (0x2)
|
||||
#define MCF_INTC_INTFRCL_INTFRC2 (0x4)
|
||||
#define MCF_INTC_INTFRCL_INTFRC3 (0x8)
|
||||
#define MCF_INTC_INTFRCL_INTFRC4 (0x10)
|
||||
#define MCF_INTC_INTFRCL_INTFRC5 (0x20)
|
||||
#define MCF_INTC_INTFRCL_INTFRC6 (0x40)
|
||||
#define MCF_INTC_INTFRCL_INTFRC7 (0x80)
|
||||
#define MCF_INTC_INTFRCL_INTFRC8 (0x100)
|
||||
#define MCF_INTC_INTFRCL_INTFRC9 (0x200)
|
||||
#define MCF_INTC_INTFRCL_INTFRC10 (0x400)
|
||||
#define MCF_INTC_INTFRCL_INTFRC11 (0x800)
|
||||
#define MCF_INTC_INTFRCL_INTFRC12 (0x1000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC13 (0x2000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC14 (0x4000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC15 (0x8000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC16 (0x10000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC17 (0x20000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC18 (0x40000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC19 (0x80000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC20 (0x100000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC21 (0x200000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC22 (0x400000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC23 (0x800000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC24 (0x1000000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC25 (0x2000000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC26 (0x4000000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC27 (0x8000000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC28 (0x10000000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC29 (0x20000000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC30 (0x40000000)
|
||||
#define MCF_INTC_INTFRCL_INTFRC31 (0x80000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_IRLR */
|
||||
#define MCF_INTC_IRLR_IRQ(x) (((x)&0x7F)<<0x1)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_IACKLPR */
|
||||
#define MCF_INTC_IACKLPR_PRI(x) (((x)&0xF)<<0)
|
||||
#define MCF_INTC_IACKLPR_LEVEL(x) (((x)&0x7)<<0x4)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_ICR */
|
||||
#define MCF_INTC_ICR_IP(x) (((x)&0x7)<<0)
|
||||
#define MCF_INTC_ICR_IL(x) (((x)&0x7)<<0x3)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_SWIACK */
|
||||
#define MCF_INTC_SWIACK_VECTOR(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_INTC_LIACK */
|
||||
#define MCF_INTC_LIACK_VECTOR(x) (((x)&0xFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_INTC_H__ */
|
||||
@ -0,0 +1,95 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_PAD_H__
|
||||
#define __MCF52235_PAD_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Common GPIO Registers
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_PAD_PWOR (*(vuint16*)(&__IPSBAR[0x100078]))
|
||||
#define MCF_PAD_PDSR1 (*(vuint16*)(&__IPSBAR[0x10007A]))
|
||||
#define MCF_PAD_PDSR0 (*(vuint32*)(&__IPSBAR[0x10007C]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_PAD_PWOR */
|
||||
#define MCF_PAD_PWOR_PWOR0 (0x1)
|
||||
#define MCF_PAD_PWOR_PWOR1 (0x2)
|
||||
#define MCF_PAD_PWOR_PWOR2 (0x4)
|
||||
#define MCF_PAD_PWOR_PWOR3 (0x8)
|
||||
#define MCF_PAD_PWOR_PWOR4 (0x10)
|
||||
#define MCF_PAD_PWOR_PWOR5 (0x20)
|
||||
#define MCF_PAD_PWOR_PWOR6 (0x40)
|
||||
#define MCF_PAD_PWOR_PWOR7 (0x80)
|
||||
#define MCF_PAD_PWOR_PWOR8 (0x100)
|
||||
#define MCF_PAD_PWOR_PWOR9 (0x200)
|
||||
#define MCF_PAD_PWOR_PWOR10 (0x400)
|
||||
#define MCF_PAD_PWOR_PWOR11 (0x800)
|
||||
#define MCF_PAD_PWOR_PWOR12 (0x1000)
|
||||
#define MCF_PAD_PWOR_PWOR13 (0x2000)
|
||||
#define MCF_PAD_PWOR_PWOR14 (0x4000)
|
||||
#define MCF_PAD_PWOR_PWOR15 (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_PAD_PDSR1 */
|
||||
#define MCF_PAD_PDSR1_PDSR32 (0x1)
|
||||
#define MCF_PAD_PDSR1_PDSR33 (0x2)
|
||||
#define MCF_PAD_PDSR1_PDSR34 (0x4)
|
||||
#define MCF_PAD_PDSR1_PDSR35 (0x8)
|
||||
#define MCF_PAD_PDSR1_PDSR36 (0x10)
|
||||
#define MCF_PAD_PDSR1_PDSR37 (0x20)
|
||||
#define MCF_PAD_PDSR1_PDSR38 (0x40)
|
||||
#define MCF_PAD_PDSR1_PDSR39 (0x80)
|
||||
#define MCF_PAD_PDSR1_PDSR40 (0x100)
|
||||
#define MCF_PAD_PDSR1_PDSR41 (0x200)
|
||||
#define MCF_PAD_PDSR1_PDSR42 (0x400)
|
||||
#define MCF_PAD_PDSR1_PDSR43 (0x800)
|
||||
#define MCF_PAD_PDSR1_PDSR44 (0x1000)
|
||||
#define MCF_PAD_PDSR1_PDSR45 (0x2000)
|
||||
#define MCF_PAD_PDSR1_PDSR46 (0x4000)
|
||||
#define MCF_PAD_PDSR1_PDSR47 (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_PAD_PDSR0 */
|
||||
#define MCF_PAD_PDSR0_PDSR0 (0x1)
|
||||
#define MCF_PAD_PDSR0_PDSR1 (0x2)
|
||||
#define MCF_PAD_PDSR0_PDSR2 (0x4)
|
||||
#define MCF_PAD_PDSR0_PDSR3 (0x8)
|
||||
#define MCF_PAD_PDSR0_PDSR4 (0x10)
|
||||
#define MCF_PAD_PDSR0_PDSR5 (0x20)
|
||||
#define MCF_PAD_PDSR0_PDSR6 (0x40)
|
||||
#define MCF_PAD_PDSR0_PDSR7 (0x80)
|
||||
#define MCF_PAD_PDSR0_PDSR8 (0x100)
|
||||
#define MCF_PAD_PDSR0_PDSR9 (0x200)
|
||||
#define MCF_PAD_PDSR0_PDSR10 (0x400)
|
||||
#define MCF_PAD_PDSR0_PDSR11 (0x800)
|
||||
#define MCF_PAD_PDSR0_PDSR12 (0x1000)
|
||||
#define MCF_PAD_PDSR0_PDSR13 (0x2000)
|
||||
#define MCF_PAD_PDSR0_PDSR14 (0x4000)
|
||||
#define MCF_PAD_PDSR0_PDSR15 (0x8000)
|
||||
#define MCF_PAD_PDSR0_PDSR16 (0x10000)
|
||||
#define MCF_PAD_PDSR0_PDSR17 (0x20000)
|
||||
#define MCF_PAD_PDSR0_PDSR18 (0x40000)
|
||||
#define MCF_PAD_PDSR0_PDSR19 (0x80000)
|
||||
#define MCF_PAD_PDSR0_PDSR20 (0x100000)
|
||||
#define MCF_PAD_PDSR0_PDSR21 (0x200000)
|
||||
#define MCF_PAD_PDSR0_PDSR22 (0x400000)
|
||||
#define MCF_PAD_PDSR0_PDSR23 (0x800000)
|
||||
#define MCF_PAD_PDSR0_PDSR24 (0x1000000)
|
||||
#define MCF_PAD_PDSR0_PDSR25 (0x2000000)
|
||||
#define MCF_PAD_PDSR0_PDSR26 (0x4000000)
|
||||
#define MCF_PAD_PDSR0_PDSR27 (0x8000000)
|
||||
#define MCF_PAD_PDSR0_PDSR28 (0x10000000)
|
||||
#define MCF_PAD_PDSR0_PDSR29 (0x20000000)
|
||||
#define MCF_PAD_PDSR0_PDSR30 (0x40000000)
|
||||
#define MCF_PAD_PDSR0_PDSR31 (0x80000000)
|
||||
|
||||
|
||||
#endif /* __MCF52235_PAD_H__ */
|
||||
@ -0,0 +1,49 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_PIT_H__
|
||||
#define __MCF52235_PIT_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Programmable Interrupt Timer (PIT)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_PIT0_PCSR (*(vuint16*)(&__IPSBAR[0x150000]))
|
||||
#define MCF_PIT0_PMR (*(vuint16*)(&__IPSBAR[0x150002]))
|
||||
#define MCF_PIT0_PCNTR (*(vuint16*)(&__IPSBAR[0x150004]))
|
||||
|
||||
#define MCF_PIT1_PCSR (*(vuint16*)(&__IPSBAR[0x160000]))
|
||||
#define MCF_PIT1_PMR (*(vuint16*)(&__IPSBAR[0x160002]))
|
||||
#define MCF_PIT1_PCNTR (*(vuint16*)(&__IPSBAR[0x160004]))
|
||||
|
||||
#define MCF_PIT_PCSR(x) (*(vuint16*)(&__IPSBAR[0x150000 + ((x)*0x10000)]))
|
||||
#define MCF_PIT_PMR(x) (*(vuint16*)(&__IPSBAR[0x150002 + ((x)*0x10000)]))
|
||||
#define MCF_PIT_PCNTR(x) (*(vuint16*)(&__IPSBAR[0x150004 + ((x)*0x10000)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_PIT_PCSR */
|
||||
#define MCF_PIT_PCSR_EN (0x1)
|
||||
#define MCF_PIT_PCSR_RLD (0x2)
|
||||
#define MCF_PIT_PCSR_PIF (0x4)
|
||||
#define MCF_PIT_PCSR_PIE (0x8)
|
||||
#define MCF_PIT_PCSR_OVW (0x10)
|
||||
#define MCF_PIT_PCSR_DBG (0x20)
|
||||
#define MCF_PIT_PCSR_DOZE (0x40)
|
||||
#define MCF_PIT_PCSR_PRE(x) (((x)&0xF)<<0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_PIT_PMR */
|
||||
#define MCF_PIT_PMR_PM(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_PIT_PCNTR */
|
||||
#define MCF_PIT_PCNTR_PC(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_PIT_H__ */
|
||||
@ -0,0 +1,41 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_PMM_H__
|
||||
#define __MCF52235_PMM_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Power Management (PMM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_PMM_LPICR (*(vuint8 *)(&__IPSBAR[0x12]))
|
||||
#define MCF_PMM_LPCR (*(vuint8 *)(&__IPSBAR[0x110007]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_PMM_LPICR */
|
||||
#define MCF_PMM_LPICR_XLPM_IPL(x) (((x)&0x7)<<0x4)
|
||||
#define MCF_PMM_LPICR_ENBSTOP (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_PMM_LPCR */
|
||||
#define MCF_PMM_LPCR_LVDSE (0x2)
|
||||
#define MCF_PMM_LPCR_STPMD(x) (((x)&0x3)<<0x3)
|
||||
#define MCF_PMM_LPCR_STPMD_SYS_DISABLED (0)
|
||||
#define MCF_PMM_LPCR_STPMD_SYS_CLKOUT_DISABLED (0x8)
|
||||
#define MCF_PMM_LPCR_STPMD_ONLY_OSC_ENABLED (0x10)
|
||||
#define MCF_PMM_LPCR_STPMD_ALL_DISABLED (0x18)
|
||||
#define MCF_PMM_LPCR_LPMD(x) (((x)&0x3)<<0x6)
|
||||
#define MCF_PMM_LPCR_LPMD_RUN (0)
|
||||
#define MCF_PMM_LPCR_LPMD_DOZE (0x40)
|
||||
#define MCF_PMM_LPCR_LPMD_WAIT (0x80)
|
||||
#define MCF_PMM_LPCR_LPMD_STOP (0xC0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_PMM_H__ */
|
||||
@ -0,0 +1,134 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_PWM_H__
|
||||
#define __MCF52235_PWM_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Pulse Width Modulation (PWM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_PWM_PWME (*(vuint8 *)(&__IPSBAR[0x1B0000]))
|
||||
#define MCF_PWM_PWMPOL (*(vuint8 *)(&__IPSBAR[0x1B0001]))
|
||||
#define MCF_PWM_PWMCLK (*(vuint8 *)(&__IPSBAR[0x1B0002]))
|
||||
#define MCF_PWM_PWMPRCLK (*(vuint8 *)(&__IPSBAR[0x1B0003]))
|
||||
#define MCF_PWM_PWMCAE (*(vuint8 *)(&__IPSBAR[0x1B0004]))
|
||||
#define MCF_PWM_PWMCTL (*(vuint8 *)(&__IPSBAR[0x1B0005]))
|
||||
#define MCF_PWM_PWMSCLA (*(vuint8 *)(&__IPSBAR[0x1B0008]))
|
||||
#define MCF_PWM_PWMSCLB (*(vuint8 *)(&__IPSBAR[0x1B0009]))
|
||||
#define MCF_PWM_PWMCNT0 (*(vuint8 *)(&__IPSBAR[0x1B000C]))
|
||||
#define MCF_PWM_PWMCNT1 (*(vuint8 *)(&__IPSBAR[0x1B000D]))
|
||||
#define MCF_PWM_PWMCNT2 (*(vuint8 *)(&__IPSBAR[0x1B000E]))
|
||||
#define MCF_PWM_PWMCNT3 (*(vuint8 *)(&__IPSBAR[0x1B000F]))
|
||||
#define MCF_PWM_PWMCNT4 (*(vuint8 *)(&__IPSBAR[0x1B0010]))
|
||||
#define MCF_PWM_PWMCNT5 (*(vuint8 *)(&__IPSBAR[0x1B0011]))
|
||||
#define MCF_PWM_PWMCNT6 (*(vuint8 *)(&__IPSBAR[0x1B0012]))
|
||||
#define MCF_PWM_PWMCNT7 (*(vuint8 *)(&__IPSBAR[0x1B0013]))
|
||||
#define MCF_PWM_PWMPER0 (*(vuint8 *)(&__IPSBAR[0x1B0014]))
|
||||
#define MCF_PWM_PWMPER1 (*(vuint8 *)(&__IPSBAR[0x1B0015]))
|
||||
#define MCF_PWM_PWMPER2 (*(vuint8 *)(&__IPSBAR[0x1B0016]))
|
||||
#define MCF_PWM_PWMPER3 (*(vuint8 *)(&__IPSBAR[0x1B0017]))
|
||||
#define MCF_PWM_PWMPER4 (*(vuint8 *)(&__IPSBAR[0x1B0018]))
|
||||
#define MCF_PWM_PWMPER5 (*(vuint8 *)(&__IPSBAR[0x1B0019]))
|
||||
#define MCF_PWM_PWMPER6 (*(vuint8 *)(&__IPSBAR[0x1B001A]))
|
||||
#define MCF_PWM_PWMPER7 (*(vuint8 *)(&__IPSBAR[0x1B001B]))
|
||||
#define MCF_PWM_PWMDTY0 (*(vuint8 *)(&__IPSBAR[0x1B001C]))
|
||||
#define MCF_PWM_PWMDTY1 (*(vuint8 *)(&__IPSBAR[0x1B001D]))
|
||||
#define MCF_PWM_PWMDTY2 (*(vuint8 *)(&__IPSBAR[0x1B001E]))
|
||||
#define MCF_PWM_PWMDTY3 (*(vuint8 *)(&__IPSBAR[0x1B001F]))
|
||||
#define MCF_PWM_PWMDTY4 (*(vuint8 *)(&__IPSBAR[0x1B0020]))
|
||||
#define MCF_PWM_PWMDTY5 (*(vuint8 *)(&__IPSBAR[0x1B0021]))
|
||||
#define MCF_PWM_PWMDTY6 (*(vuint8 *)(&__IPSBAR[0x1B0022]))
|
||||
#define MCF_PWM_PWMDTY7 (*(vuint8 *)(&__IPSBAR[0x1B0023]))
|
||||
#define MCF_PWM_PWMSDN (*(vuint8 *)(&__IPSBAR[0x1B0024]))
|
||||
#define MCF_PWM_PWMCNT(x) (*(vuint8 *)(&__IPSBAR[0x1B000C + ((x)*0x1)]))
|
||||
#define MCF_PWM_PWMPER(x) (*(vuint8 *)(&__IPSBAR[0x1B0014 + ((x)*0x1)]))
|
||||
#define MCF_PWM_PWMDTY(x) (*(vuint8 *)(&__IPSBAR[0x1B001C + ((x)*0x1)]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWME */
|
||||
#define MCF_PWM_PWME_PWME0 (0x1)
|
||||
#define MCF_PWM_PWME_PWME1 (0x2)
|
||||
#define MCF_PWM_PWME_PWME2 (0x4)
|
||||
#define MCF_PWM_PWME_PWME3 (0x8)
|
||||
#define MCF_PWM_PWME_PWME4 (0x10)
|
||||
#define MCF_PWM_PWME_PWME5 (0x20)
|
||||
#define MCF_PWM_PWME_PWME6 (0x40)
|
||||
#define MCF_PWM_PWME_PWME7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMPOL */
|
||||
#define MCF_PWM_PWMPOL_PPOL0 (0x1)
|
||||
#define MCF_PWM_PWMPOL_PPOL1 (0x2)
|
||||
#define MCF_PWM_PWMPOL_PPOL2 (0x4)
|
||||
#define MCF_PWM_PWMPOL_PPOL3 (0x8)
|
||||
#define MCF_PWM_PWMPOL_PPOL4 (0x10)
|
||||
#define MCF_PWM_PWMPOL_PPOL5 (0x20)
|
||||
#define MCF_PWM_PWMPOL_PPOL6 (0x40)
|
||||
#define MCF_PWM_PWMPOL_PPOL7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMCLK */
|
||||
#define MCF_PWM_PWMCLK_PCLK0 (0x1)
|
||||
#define MCF_PWM_PWMCLK_PCLK1 (0x2)
|
||||
#define MCF_PWM_PWMCLK_PCLK2 (0x4)
|
||||
#define MCF_PWM_PWMCLK_PCLK3 (0x8)
|
||||
#define MCF_PWM_PWMCLK_PCLK4 (0x10)
|
||||
#define MCF_PWM_PWMCLK_PCLK5 (0x20)
|
||||
#define MCF_PWM_PWMCLK_PCLK6 (0x40)
|
||||
#define MCF_PWM_PWMCLK_PCLK7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMPRCLK */
|
||||
#define MCF_PWM_PWMPRCLK_PCKA(x) (((x)&0x7)<<0)
|
||||
#define MCF_PWM_PWMPRCLK_PCKB(x) (((x)&0x7)<<0x4)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMCAE */
|
||||
#define MCF_PWM_PWMCAE_CAE0 (0x1)
|
||||
#define MCF_PWM_PWMCAE_CAE1 (0x2)
|
||||
#define MCF_PWM_PWMCAE_CAE2 (0x4)
|
||||
#define MCF_PWM_PWMCAE_CAE3 (0x8)
|
||||
#define MCF_PWM_PWMCAE_CAE4 (0x10)
|
||||
#define MCF_PWM_PWMCAE_CAE5 (0x20)
|
||||
#define MCF_PWM_PWMCAE_CAE6 (0x40)
|
||||
#define MCF_PWM_PWMCAE_CAE7 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMCTL */
|
||||
#define MCF_PWM_PWMCTL_PFRZ (0x4)
|
||||
#define MCF_PWM_PWMCTL_PSWAI (0x8)
|
||||
#define MCF_PWM_PWMCTL_CON01 (0x10)
|
||||
#define MCF_PWM_PWMCTL_CON23 (0x20)
|
||||
#define MCF_PWM_PWMCTL_CON45 (0x40)
|
||||
#define MCF_PWM_PWMCTL_CON67 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMSCLA */
|
||||
#define MCF_PWM_PWMSCLA_SCALEA(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMSCLB */
|
||||
#define MCF_PWM_PWMSCLB_SCALEB(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMCNT */
|
||||
#define MCF_PWM_PWMCNT_COUNT(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMPER */
|
||||
#define MCF_PWM_PWMPER_PERIOD(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMDTY */
|
||||
#define MCF_PWM_PWMDTY_DUTY(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_PWM_PWMSDN */
|
||||
#define MCF_PWM_PWMSDN_SDNEN (0x1)
|
||||
#define MCF_PWM_PWMSDN_PWM7IL (0x2)
|
||||
#define MCF_PWM_PWMSDN_PWM7IN (0x4)
|
||||
#define MCF_PWM_PWMSDN_LVL (0x10)
|
||||
#define MCF_PWM_PWMSDN_RESTART (0x20)
|
||||
#define MCF_PWM_PWMSDN_IE (0x40)
|
||||
#define MCF_PWM_PWMSDN_IF (0x80)
|
||||
|
||||
|
||||
#endif /* __MCF52235_PWM_H__ */
|
||||
@ -0,0 +1,78 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_QSPI_H__
|
||||
#define __MCF52235_QSPI_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Queued Serial Peripheral Interface (QSPI)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_QSPI_QMR (*(vuint16*)(&__IPSBAR[0x340]))
|
||||
#define MCF_QSPI_QDLYR (*(vuint16*)(&__IPSBAR[0x344]))
|
||||
#define MCF_QSPI_QWR (*(vuint16*)(&__IPSBAR[0x348]))
|
||||
#define MCF_QSPI_QIR (*(vuint16*)(&__IPSBAR[0x34C]))
|
||||
#define MCF_QSPI_QAR (*(vuint16*)(&__IPSBAR[0x350]))
|
||||
#define MCF_QSPI_QDR (*(vuint16*)(&__IPSBAR[0x354]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_QSPI_QMR */
|
||||
#define MCF_QSPI_QMR_BAUD(x) (((x)&0xFF)<<0)
|
||||
#define MCF_QSPI_QMR_CPHA (0x100)
|
||||
#define MCF_QSPI_QMR_CPOL (0x200)
|
||||
#define MCF_QSPI_QMR_BITS(x) (((x)&0xF)<<0xA)
|
||||
#define MCF_QSPI_QMR_DOHIE (0x4000)
|
||||
#define MCF_QSPI_QMR_MSTR (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_QSPI_QDLYR */
|
||||
#define MCF_QSPI_QDLYR_DTL(x) (((x)&0xFF)<<0)
|
||||
#define MCF_QSPI_QDLYR_QCD(x) (((x)&0x7F)<<0x8)
|
||||
#define MCF_QSPI_QDLYR_SPE (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_QSPI_QWR */
|
||||
#define MCF_QSPI_QWR_NEWQP(x) (((x)&0xF)<<0)
|
||||
#define MCF_QSPI_QWR_CPTQP(x) (((x)&0xF)<<0x4)
|
||||
#define MCF_QSPI_QWR_ENDQP(x) (((x)&0xF)<<0x8)
|
||||
#define MCF_QSPI_QWR_CSIV (0x1000)
|
||||
#define MCF_QSPI_QWR_WRTO (0x2000)
|
||||
#define MCF_QSPI_QWR_WREN (0x4000)
|
||||
#define MCF_QSPI_QWR_HALT (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_QSPI_QIR */
|
||||
#define MCF_QSPI_QIR_SPIF (0x1)
|
||||
#define MCF_QSPI_QIR_ABRT (0x4)
|
||||
#define MCF_QSPI_QIR_WCEF (0x8)
|
||||
#define MCF_QSPI_QIR_SPIFE (0x100)
|
||||
#define MCF_QSPI_QIR_ABRTE (0x400)
|
||||
#define MCF_QSPI_QIR_WCEFE (0x800)
|
||||
#define MCF_QSPI_QIR_ABRTL (0x1000)
|
||||
#define MCF_QSPI_QIR_ABRTB (0x4000)
|
||||
#define MCF_QSPI_QIR_WCEFB (0x8000)
|
||||
|
||||
/* Bit definitions and macros for MCF_QSPI_QAR */
|
||||
#define MCF_QSPI_QAR_ADDR(x) (((x)&0x3F)<<0)
|
||||
#define MCF_QSPI_QAR_TRANS (0)
|
||||
#define MCF_QSPI_QAR_RECV (0x10)
|
||||
#define MCF_QSPI_QAR_CMD (0x20)
|
||||
|
||||
/* Bit definitions and macros for MCF_QSPI_QDR */
|
||||
#define MCF_QSPI_QDR_DATA(x) (((x)&0xFFFF)<<0)
|
||||
#define MCF_QSPI_QDR_CONT (0x8000)
|
||||
#define MCF_QSPI_QDR_BITSE (0x4000)
|
||||
#define MCF_QSPI_QDR_DT (0x2000)
|
||||
#define MCF_QSPI_QDR_DSCK (0x1000)
|
||||
#define MCF_QSPI_QDR_QSPI_CS3 (0x800)
|
||||
#define MCF_QSPI_QDR_QSPI_CS2 (0x400)
|
||||
#define MCF_QSPI_QDR_QSPI_CS1 (0x200)
|
||||
#define MCF_QSPI_QDR_QSPI_CS0 (0x100)
|
||||
|
||||
|
||||
#endif /* __MCF52235_QSPI_H__ */
|
||||
@ -0,0 +1,45 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_RCM_H__
|
||||
#define __MCF52235_RCM_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Reset Controller Module (RCM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_RCM_RCR (*(vuint8 *)(&__IPSBAR[0x110000]))
|
||||
#define MCF_RCM_RSR (*(vuint8 *)(&__IPSBAR[0x110001]))
|
||||
#define MCF_RCM_CCR (*(vuint16*)(&__IPSBAR[0x110004]))
|
||||
#define MCF_RCM_CIR (*(vuint16*)(&__IPSBAR[0x11000A]))
|
||||
|
||||
/* Bit definitions and macros for MCF_RCM_RCR */
|
||||
#define MCF_RCM_RCR_LVDE (0x1)
|
||||
#define MCF_RCM_RCR_LVDRE (0x4)
|
||||
#define MCF_RCM_RCR_LVDIE (0x8)
|
||||
#define MCF_RCM_RCR_LVDF (0x10)
|
||||
#define MCF_RCM_RCR_FRCRSTOUT (0x40)
|
||||
#define MCF_RCM_RCR_SOFTRST (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_RCM_RSR */
|
||||
#define MCF_RCM_RSR_LOL (0x1)
|
||||
#define MCF_RCM_RSR_LOC (0x2)
|
||||
#define MCF_RCM_RSR_EXT (0x4)
|
||||
#define MCF_RCM_RSR_POR (0x8)
|
||||
#define MCF_RCM_RSR_WDR (0x10)
|
||||
#define MCF_RCM_RSR_SOFT (0x20)
|
||||
#define MCF_RCM_RSR_LVD (0x40)
|
||||
|
||||
/* Bit definitions and macros for MCF_RCM_CCR */
|
||||
#define MCF_RCM_CCR_LOAD (0x8000)
|
||||
|
||||
|
||||
#endif /* __MCF52235_RCM_H__ */
|
||||
@ -0,0 +1,48 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_RNGA_H__
|
||||
#define __MCF52235_RNGA_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Random Number Generator (RNG)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_RNGA_RNGCR (*(vuint32*)(&__IPSBAR[0x1F0000]))
|
||||
#define MCF_RNGA_RNGSR (*(vuint32*)(&__IPSBAR[0x1F0004]))
|
||||
#define MCF_RNGA_RNGER (*(vuint32*)(&__IPSBAR[0x1F0008]))
|
||||
#define MCF_RNGA_RNGOUT (*(vuint32*)(&__IPSBAR[0x1F000C]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_RNGA_RNGCR */
|
||||
#define MCF_RNGA_RNGCR_GO (0x1)
|
||||
#define MCF_RNGA_RNGCR_HA (0x2)
|
||||
#define MCF_RNGA_RNGCR_IM (0x4)
|
||||
#define MCF_RNGA_RNGCR_CI (0x8)
|
||||
#define MCF_RNGA_RNGCR_SLM (0x10)
|
||||
|
||||
/* Bit definitions and macros for MCF_RNGA_RNGSR */
|
||||
#define MCF_RNGA_RNGSR_SV (0x1)
|
||||
#define MCF_RNGA_RNGSR_LRS (0x2)
|
||||
#define MCF_RNGA_RNGSR_OUF (0x4)
|
||||
#define MCF_RNGA_RNGSR_EI (0x8)
|
||||
#define MCF_RNGA_RNGSR_SLP (0x10)
|
||||
#define MCF_RNGA_RNGSR_ORL(x) (((x)&0xFF)<<0x8)
|
||||
#define MCF_RNGA_RNGSR_ORS(x) (((x)&0xFF)<<0x10)
|
||||
|
||||
/* Bit definitions and macros for MCF_RNGA_RNGER */
|
||||
#define MCF_RNGA_RNGER_ENT(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_RNGA_RNGOUT */
|
||||
#define MCF_RNGA_RNGOUT_RANDOM_OUTPUT(x) (((x)&0xFFFFFFFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_RNGA_H__ */
|
||||
@ -0,0 +1,75 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_RTC_H__
|
||||
#define __MCF52235_RTC_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* Real-Time Clock (RTC)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_RTC_HOURMIN (*(vuint32*)(&__IPSBAR[0x3C0]))
|
||||
#define MCF_RTC_SECONDS (*(vuint32*)(&__IPSBAR[0x3C4]))
|
||||
#define MCF_RTC_ALRM_HM (*(vuint32*)(&__IPSBAR[0x3C8]))
|
||||
#define MCF_RTC_ALRM_SEC (*(vuint32*)(&__IPSBAR[0x3CC]))
|
||||
#define MCF_RTC_RTCCTL (*(vuint32*)(&__IPSBAR[0x3D0]))
|
||||
#define MCF_RTC_RTCISR (*(vuint32*)(&__IPSBAR[0x3D4]))
|
||||
#define MCF_RTC_RTCIENR (*(vuint32*)(&__IPSBAR[0x3D8]))
|
||||
#define MCF_RTC_STPWCH (*(vuint32*)(&__IPSBAR[0x3DC]))
|
||||
#define MCF_RTC_DAYS (*(vuint32*)(&__IPSBAR[0x3E0]))
|
||||
#define MCF_RTC_ALRM_DAY (*(vuint32*)(&__IPSBAR[0x3E4]))
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_HOURMIN */
|
||||
#define MCF_RTC_HOURMIN_MINUTES(x) (((x)&0x3F)<<0)
|
||||
#define MCF_RTC_HOURMIN_HOURS(x) (((x)&0x1F)<<0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_SECONDS */
|
||||
#define MCF_RTC_SECONDS_SECONDS(x) (((x)&0x3F)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_ALRM_HM */
|
||||
#define MCF_RTC_ALRM_HM_MINUTES(x) (((x)&0x3F)<<0)
|
||||
#define MCF_RTC_ALRM_HM_HOURS(x) (((x)&0x1F)<<0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_ALRM_SEC */
|
||||
#define MCF_RTC_ALRM_SEC_SECONDS(x) (((x)&0x3F)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_RTCCTL */
|
||||
#define MCF_RTC_RTCCTL_SWR (0x1)
|
||||
#define MCF_RTC_RTCCTL_EN (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_RTCISR */
|
||||
#define MCF_RTC_RTCISR_SW (0x1)
|
||||
#define MCF_RTC_RTCISR_MIN (0x2)
|
||||
#define MCF_RTC_RTCISR_ALM (0x4)
|
||||
#define MCF_RTC_RTCISR_DAY (0x8)
|
||||
#define MCF_RTC_RTCISR_1HZ (0x10)
|
||||
#define MCF_RTC_RTCISR_HR (0x20)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_RTCIENR */
|
||||
#define MCF_RTC_RTCIENR_SW (0x1)
|
||||
#define MCF_RTC_RTCIENR_MIN (0x2)
|
||||
#define MCF_RTC_RTCIENR_ALM (0x4)
|
||||
#define MCF_RTC_RTCIENR_DAY (0x8)
|
||||
#define MCF_RTC_RTCIENR_1HZ (0x10)
|
||||
#define MCF_RTC_RTCIENR_HR (0x20)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_STPWCH */
|
||||
#define MCF_RTC_STPWCH_CNT(x) (((x)&0x3F)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_DAYS */
|
||||
#define MCF_RTC_DAYS_DAYS(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_RTC_ALRM_DAY */
|
||||
#define MCF_RTC_ALRM_DAY_DAYSAL(x) (((x)&0xFFFF)<<0)
|
||||
|
||||
|
||||
#endif /* __MCF52235_RTC_H__ */
|
||||
@ -0,0 +1,201 @@
|
||||
/* Coldfire C Header File
|
||||
* Copyright Freescale Semiconductor Inc
|
||||
* All rights reserved.
|
||||
*
|
||||
* 2007/03/19 Revision: 0.91
|
||||
*/
|
||||
|
||||
#ifndef __MCF52235_SCM_H__
|
||||
#define __MCF52235_SCM_H__
|
||||
|
||||
|
||||
/*********************************************************************
|
||||
*
|
||||
* System Control Module (SCM)
|
||||
*
|
||||
*********************************************************************/
|
||||
|
||||
/* Register read/write macros */
|
||||
#define MCF_SCM_RAMBAR (*(vuint32*)(&__IPSBAR[0x8]))
|
||||
#define MCF_SCM_PPMRH (*(vuint32*)(&__IPSBAR[0xC]))
|
||||
#define MCF_SCM_CRSR (*(vuint8 *)(&__IPSBAR[0x10]))
|
||||
#define MCF_SCM_CWCR (*(vuint8 *)(&__IPSBAR[0x11]))
|
||||
#define MCF_SCM_CWSR (*(vuint8 *)(&__IPSBAR[0x13]))
|
||||
#define MCF_SCM_DMAREQC (*(vuint32*)(&__IPSBAR[0x14]))
|
||||
#define MCF_SCM_PPMRL (*(vuint32*)(&__IPSBAR[0x18]))
|
||||
#define MCF_SCM_MPARK (*(vuint32*)(&__IPSBAR[0x1C]))
|
||||
#define MCF_SCM_MPR (*(vuint8 *)(&__IPSBAR[0x20]))
|
||||
#define MCF_SCM_PPMRS (*(vuint8 *)(&__IPSBAR[0x21]))
|
||||
#define MCF_SCM_PPMRC (*(vuint8 *)(&__IPSBAR[0x22]))
|
||||
#define MCF_SCM_IPSBMT (*(vuint8 *)(&__IPSBAR[0x23]))
|
||||
#define MCF_SCM_PACR0 (*(vuint8 *)(&__IPSBAR[0x24]))
|
||||
#define MCF_SCM_PACR1 (*(vuint8 *)(&__IPSBAR[0x25]))
|
||||
#define MCF_SCM_PACR2 (*(vuint8 *)(&__IPSBAR[0x26]))
|
||||
#define MCF_SCM_PACR3 (*(vuint8 *)(&__IPSBAR[0x27]))
|
||||
#define MCF_SCM_PACR4 (*(vuint8 *)(&__IPSBAR[0x28]))
|
||||
#define MCF_SCM_PACR5 (*(vuint8 *)(&__IPSBAR[0x29]))
|
||||
#define MCF_SCM_PACR6 (*(vuint8 *)(&__IPSBAR[0x2A]))
|
||||
#define MCF_SCM_PACR7 (*(vuint8 *)(&__IPSBAR[0x2B]))
|
||||
#define MCF_SCM_PACR8 (*(vuint8 *)(&__IPSBAR[0x2C]))
|
||||
#define MCF_SCM_GPACR0 (*(vuint8 *)(&__IPSBAR[0x30]))
|
||||
#define MCF_SCM_GPACR1 (*(vuint8 *)(&__IPSBAR[0x31]))
|
||||
#define MCF_SCM_PACR(x) (*(vuint8 *)(&__IPSBAR[0x24 + ((x)*0x1)]))
|
||||
#define MCF_SCM_GPACR(x) (*(vuint8 *)(&__IPSBAR[0x30 + ((x)*0x1)]))
|
||||
|
||||
/* Other macros */
|
||||
#define MCF_SCM_IPSBAR (*(vuint32*)(&__IPSBAR[0x0]))
|
||||
#define MCF_SCM_IPSBAR_V (0x1)
|
||||
#define MCF_SCM_IPSBAR_BA(x) ((x)&0xC0000000)
|
||||
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_RAMBAR */
|
||||
#define MCF_SCM_RAMBAR_BDE (0x200)
|
||||
#define MCF_SCM_RAMBAR_BA(x) ((x)&0xFFFF0000)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_PPMRH */
|
||||
#define MCF_SCM_PPMRH_CDPORTS (0x1)
|
||||
#define MCF_SCM_PPMRH_CDEPORT (0x2)
|
||||
#define MCF_SCM_PPMRH_CDPIT0 (0x8)
|
||||
#define MCF_SCM_PPMRH_CDPIT1 (0x10)
|
||||
#define MCF_SCM_PPMRH_CDADC (0x80)
|
||||
#define MCF_SCM_PPMRH_CDGPT (0x100)
|
||||
#define MCF_SCM_PPMRH_CDPWM (0x200)
|
||||
#define MCF_SCM_PPMRH_CDFCAN (0x400)
|
||||
#define MCF_SCM_PPMRH_CDCFM (0x800)
|
||||
#define MCF_SCM_PPMRH_CDEPHY (0x1000)
|
||||
#define MCF_SCM_PPMRH_CDRNGA (0x2000)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_CRSR */
|
||||
#define MCF_SCM_CRSR_CWDR (0x20)
|
||||
#define MCF_SCM_CRSR_EXT (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_CWCR */
|
||||
#define MCF_SCM_CWCR_CWTIF (0x1)
|
||||
#define MCF_SCM_CWCR_CWTAVAL (0x2)
|
||||
#define MCF_SCM_CWCR_CWTA (0x4)
|
||||
#define MCF_SCM_CWCR_CWT(x) (((x)&0x7)<<0x3)
|
||||
#define MCF_SCM_CWCR_CWT_2_9 (0)
|
||||
#define MCF_SCM_CWCR_CWT_2_11 (0x8)
|
||||
#define MCF_SCM_CWCR_CWT_2_13 (0x10)
|
||||
#define MCF_SCM_CWCR_CWT_2_15 (0x18)
|
||||
#define MCF_SCM_CWCR_CWT_2_19 (0x20)
|
||||
#define MCF_SCM_CWCR_CWT_2_23 (0x28)
|
||||
#define MCF_SCM_CWCR_CWT_2_27 (0x30)
|
||||
#define MCF_SCM_CWCR_CWT_2_31 (0x38)
|
||||
#define MCF_SCM_CWCR_CWRI (0x40)
|
||||
#define MCF_SCM_CWCR_CWE (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_CWSR */
|
||||
#define MCF_SCM_CWSR_CWSR(x) (((x)&0xFF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_DMAREQC */
|
||||
#define MCF_SCM_DMAREQC_DMAC0(x) (((x)&0xF)<<0)
|
||||
#define MCF_SCM_DMAREQC_DMAC1(x) (((x)&0xF)<<0x4)
|
||||
#define MCF_SCM_DMAREQC_DMAC2(x) (((x)&0xF)<<0x8)
|
||||
#define MCF_SCM_DMAREQC_DMAC3(x) (((x)&0xF)<<0xC)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_PPMRL */
|
||||
#define MCF_SCM_PPMRL_CDG (0x2)
|
||||
#define MCF_SCM_PPMRL_CDDMA (0x10)
|
||||
#define MCF_SCM_PPMRL_CDUART0 (0x20)
|
||||
#define MCF_SCM_PPMRL_CDUART1 (0x40)
|
||||
#define MCF_SCM_PPMRL_CDUART2 (0x80)
|
||||
#define MCF_SCM_PPMRL_CDI2C (0x200)
|
||||
#define MCF_SCM_PPMRL_CDQSPI (0x400)
|
||||
#define MCF_SCM_PPMRL_CDRTC (0x1000)
|
||||
#define MCF_SCM_PPMRL_CDTMR0 (0x2000)
|
||||
#define MCF_SCM_PPMRL_CDTMR1 (0x4000)
|
||||
#define MCF_SCM_PPMRL_CDTMR2 (0x8000)
|
||||
#define MCF_SCM_PPMRL_CDTMR3 (0x10000)
|
||||
#define MCF_SCM_PPMRL_CDINTC0 (0x20000)
|
||||
#define MCF_SCM_PPMRL_CDINTC1 (0x40000)
|
||||
#define MCF_SCM_PPMRL_CDFEC0 (0x200000)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_MPARK */
|
||||
#define MCF_SCM_MPARK_LCKOUT_TIME(x) (((x)&0xF)<<0x8)
|
||||
#define MCF_SCM_MPARK_PRKLAST (0x1000)
|
||||
#define MCF_SCM_MPARK_TIMEOUT (0x2000)
|
||||
#define MCF_SCM_MPARK_FIXED (0x4000)
|
||||
#define MCF_SCM_MPARK_M1_PRTY(x) (((x)&0x3)<<0x10)
|
||||
#define MCF_SCM_MPARK_M0_PRTY(x) (((x)&0x3)<<0x12)
|
||||
#define MCF_SCM_MPARK_M2_PRTY(x) (((x)&0x3)<<0x14)
|
||||
#define MCF_SCM_MPARK_BCR24BIT (0x1000000)
|
||||
#define MCF_SCM_MPARK_M2_P_EN (0x2000000)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_MPR */
|
||||
#define MCF_SCM_MPR_MPR(x) (((x)&0xF)<<0)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_PPMRS */
|
||||
#define MCF_SCM_PPMRS_PPMRS(x) (((x)&0x7F)<<0)
|
||||
#define MCF_SCM_PPMRS_DISABLE_ALL (0x40)
|
||||
#define MCF_SCM_PPMRS_DISABLE_CFM (0x2B)
|
||||
#define MCF_SCM_PPMRS_DISABLE_CAN (0x2A)
|
||||
#define MCF_SCM_PPMRS_DISABLE_PWM (0x29)
|
||||
#define MCF_SCM_PPMRS_DISABLE_GPT (0x28)
|
||||
#define MCF_SCM_PPMRS_DISABLE_ADC (0x27)
|
||||
#define MCF_SCM_PPMRS_DISABLE_PIT1 (0x24)
|
||||
#define MCF_SCM_PPMRS_DISABLE_PIT0 (0x23)
|
||||
#define MCF_SCM_PPMRS_DISABLE_EPORT (0x21)
|
||||
#define MCF_SCM_PPMRS_DISABLE_PORTS (0x20)
|
||||
#define MCF_SCM_PPMRS_DISABLE_INTC (0x11)
|
||||
#define MCF_SCM_PPMRS_DISABLE_DTIM3 (0x10)
|
||||
#define MCF_SCM_PPMRS_DISABLE_DTIM2 (0xF)
|
||||
#define MCF_SCM_PPMRS_DISABLE_DTIM1 (0xE)
|
||||
#define MCF_SCM_PPMRS_DISABLE_DTIM0 (0xD)
|
||||
#define MCF_SCM_PPMRS_DISABLE_QSPI (0xA)
|
||||
#define MCF_SCM_PPMRS_DISABLE_I2C (0x9)
|
||||
#define MCF_SCM_PPMRS_DISABLE_UART2 (0x7)
|
||||
#define MCF_SCM_PPMRS_DISABLE_UART1 (0x6)
|
||||
#define MCF_SCM_PPMRS_DISABLE_UART0 (0x5)
|
||||
#define MCF_SCM_PPMRS_DISABLE_DMA (0x4)
|
||||
#define MCF_SCM_PPMRS_SET_CDG (0x1)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_PPMRC */
|
||||
#define MCF_SCM_PPMRC_PPMRC(x) (((x)&0x7F)<<0)
|
||||
#define MCF_SCM_PPMRC_ENABLE_ALL (0x40)
|
||||
#define MCF_SCM_PPMRC_ENABLE_CFM (0x2B)
|
||||
#define MCF_SCM_PPMRC_ENABLE_CAN (0x2A)
|
||||
#define MCF_SCM_PPMRC_ENABLE_PWM (0x29)
|
||||
#define MCF_SCM_PPMRC_ENABLE_GPT (0x28)
|
||||
#define MCF_SCM_PPMRC_ENABLE_ADC (0x27)
|
||||
#define MCF_SCM_PPMRC_ENABLE_PIT1 (0x24)
|
||||
#define MCF_SCM_PPMRC_ENABLE_PIT0 (0x23)
|
||||
#define MCF_SCM_PPMRC_ENABLE_EPORT (0x21)
|
||||
#define MCF_SCM_PPMRC_ENABLE_PORTS (0x20)
|
||||
#define MCF_SCM_PPMRC_ENABLE_INTC (0x11)
|
||||
#define MCF_SCM_PPMRC_ENABLE_DTIM3 (0x10)
|
||||
#define MCF_SCM_PPMRC_ENABLE_DTIM2 (0xF)
|
||||
#define MCF_SCM_PPMRC_ENABLE_DTIM1 (0xE)
|
||||
#define MCF_SCM_PPMRC_ENABLE_DTIM0 (0xD)
|
||||
#define MCF_SCM_PPMRC_ENABLE_QSPI (0xA)
|
||||
#define MCF_SCM_PPMRC_ENABLE_I2C (0x9)
|
||||
#define MCF_SCM_PPMRC_ENABLE_UART2 (0x7)
|
||||
#define MCF_SCM_PPMRC_ENABLE_UART1 (0x6)
|
||||
#define MCF_SCM_PPMRC_ENABLE_UART0 (0x5)
|
||||
#define MCF_SCM_PPMRC_ENABLE_DMA (0x4)
|
||||
#define MCF_SCM_PPMRC_CLEAR_CDG (0x1)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_IPSBMT */
|
||||
#define MCF_SCM_IPSBMT_BMT(x) (((x)&0x7)<<0)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_1024 (0)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_512 (0x1)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_256 (0x2)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_128 (0x3)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_64 (0x4)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_32 (0x5)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_16 (0x6)
|
||||
#define MCF_SCM_IPSBMT_BMT_CYCLES_8 (0x7)
|
||||
#define MCF_SCM_IPSBMT_BME (0x8)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_PACR */
|
||||
#define MCF_SCM_PACR_ACCESS_CTRL0(x) (((x)&0x7)<<0)
|
||||
#define MCF_SCM_PACR_LOCK0 (0x8)
|
||||
#define MCF_SCM_PACR_ACCESS_CTRL1(x) (((x)&0x7)<<0x4)
|
||||
#define MCF_SCM_PACR_LOCK1 (0x80)
|
||||
|
||||
/* Bit definitions and macros for MCF_SCM_GPACR */
|
||||
#define MCF_SCM_GPACR_ACCESS_CTRL(x) (((x)&0xF)<<0)
|
||||
#define MCF_SCM_GPACR_LOCK (0x80)
|
||||
|
||||
|
||||
#endif /* __MCF52235_SCM_H__ */
|
||||
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue