Richard Barry
|
80c1cb5de1
|
Correct code comments that referred to taskYIELD_FROM_ISR to portYIELD_FROM_ISR.
Update RV32 port to use 16 byte-alignment all the time (only strictly necessary when using FLOP instructions).
|
5 years ago |
|
Richard Barry
|
fb3eaeac40
|
Added additional xMessageBufferSpacesAvailable() (plural) to existing xMessageBufferSpaceAvailable() (singular) macro as the documentation muddled both.
Added #define portPOINTER_SIZE_TYPE uint64_t to the 64-bit RISC-V port layer.
|
6 years ago |
|
Richard Barry
|
b51529a284
|
Update version number ready for next release.
|
6 years ago |
|
Richard Barry
|
84377442fc
|
Added portMEMORY_BARRIER() implemented as __asm volatile( "" ::: "memory" ) into ARM GCC ports to assist with link time optimisation.
|
6 years ago |
|
Richard Barry
|
606845492b
|
Fix potential memory leak in the Win32 FreeRTOS+TCP network interface initialisation sequence.
Introduce portMEMORY_BARRIER() macro to assist with memory access ordering when suspending the scheduler if link time optimization is used.
|
6 years ago |
|
Richard Barry
|
58ba10eee8
|
Update version number in readiness for V10.2.0 release.
|
6 years ago |
|
Richard Barry
|
b2b1b09ea5
|
Fix bug in core_cm3.c atomic macros.
Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores.
|
6 years ago |