Richard Barry
|
079d081346
|
Basic 64-bit RISC-V port now functional. RISC-V port layer automatically switches between 32-bit and 64-bit.
|
6 years ago |
|
Richard Barry
|
84377442fc
|
Added portMEMORY_BARRIER() implemented as __asm volatile( "" ::: "memory" ) into ARM GCC ports to assist with link time optimisation.
|
6 years ago |
|
Richard Barry
|
606845492b
|
Fix potential memory leak in the Win32 FreeRTOS+TCP network interface initialisation sequence.
Introduce portMEMORY_BARRIER() macro to assist with memory access ordering when suspending the scheduler if link time optimization is used.
|
6 years ago |
|
Richard Barry
|
2265d70499
|
Correcting spelling mistakes in comments only.
|
6 years ago |
|
Richard Barry
|
06596c3192
|
Prepare the RISC-V port layer for addition of 64-bit port.
|
6 years ago |
|
Richard Barry
|
58ba10eee8
|
Update version number in readiness for V10.2.0 release.
|
6 years ago |
|
Richard Barry
|
6844bef74f
|
Replace the pdf RISC-V documentation with links to the documentation web pages.
|
6 years ago |
|
Richard Barry
|
b2b1b09ea5
|
Fix bug in core_cm3.c atomic macros.
Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores.
|
6 years ago |