Richard Barry
|
b2b1b09ea5
|
Fix bug in core_cm3.c atomic macros.
Rename the portable/GCC/RISC-V-RV32 directory to just RISC-V as also adding support for 64-bit cores.
|
6 years ago |
|
Richard Barry
|
11d9c440b8
|
Move the 'generic' version of freertos_risc_v_chip_specific_extensions.h back to a sub-directory as having it in the RISC-V port's base directory was causing SoftConsole to pick up the wrong version (for an unknown reason).
Add a project for the Vega board's RI5CY core.
|
6 years ago |
|
Richard Barry
|
e2af102c80
|
Re-org of RISC-V file structure and naming step 2.
|
6 years ago |
|
Richard Barry
|
d369110167
|
Allow the size of the stack used by many of the standard demo/test tasks to be overridden by FreeRTOSConfig.h settings.
Update the Freedom Studio RISC-V project so the 'full' build configuration is now functional.
|
6 years ago |
|
Richard Barry
|
e5daf23d75
|
Update Freedom Studio RISC-V demo for the latest GCC RISC-V port - not yet tested.
|
6 years ago |
|
Richard Barry
|
4b9dd38d1c
|
Backup checking of the Freedom Studio RISC-V project - still a work in progress.
|
6 years ago |
|
Richard Barry
|
dc99300fa9
|
First task running in RISC-V-Qemu-sifive_e-FreedomStudio demo.
|
6 years ago |
|
Richard Barry
|
d0ef322b13
|
Add kernel code to the RISC-V-Qemu-sifive_e-FreedomStudio demo.
|
6 years ago |
|
Richard Barry
|
f7102f2342
|
Add a starting point for a Freedom Studio Risc V project.
|
6 years ago |